Images List Premium Download Classic

Instruction Set

Instruction Set-related patent applications - as published by the U.S. Patent and Trademark Office (USPTO).


loading
Method and system for implementing reinforcement learning agent using reinforcement learning processor
September 13, 2018 - N°20180260700

The embodiments herein disclose a system and method for implementing reinforcement learning agents using a reinforcement learning processor. An application-domain specific instruction set (asi) for implementing reinforcement learning agents and reward functions is created.
System and method for training artificial intelligence systems using a sima based processor
September 13, 2018 - N°20180260692

A reinforcement learning processor specifically configured to train reinforcement learning agents in the ai systems by the way of implementing an application-specific instruction set is disclosed. The application-specific instruction set incorporates ‘single instruction multiple agents (sima)’ instructions.
System and method for training artificial intelligence systems using a sima based processor
September 13, 2018 - N°20180260691

A reinforcement learning processor specifically configured to train reinforcement learning agents in the ai systems by the way of implementing an application-specific instruction set is disclosed. The application-specific instruction set incorporates ‘single instruction multiple agents (sima)’ instructions.
Instruction Set Patent Pack
Download 137+ patent application PDFs
Instruction Set Patent Applications
Download 137+ Instruction Set-related PDFs
For professional research & prior art discovery
inventor
  • 137+ full patent PDF documents of Instruction Set-related inventions.
  • Exact USPTO filing data with full-text, images, drawings & claims.
  • Index pages: Table View and Image-Grid View layouts. All images in each PDF.
Instruction set architectures for fine-grained heterogeneous processing
September 13, 2018 - N°20180260218

Instruction set architectures (isa) for fine-grained heterogeneous processing and associated processors, methods, and compilers. The isa includes instructions that are configured to be executed on processors having heterogeneous cores implementing different micro-architectures.
Interactive control method and device for voice and video communications
September 13, 2018 - N°20180260189

The present invention discloses an interactive control method and device for voice and video communications. The method includes: acquiring user action data inputted by a user in a preset manner, in which the preset manner includes a voice manner and/or a gesture manner; determining whether the user action data includes preset trigger information; and when the user behavior data ...
Method for translation of assembler computer language to validated object-oriented programming language
September 06, 2018 - N°20180253287

The method for translation of assembler computer language to validated object-oriented programming language converts assembler language code (alc) logical processes to equivalent object-oriented processes. The method uses various iteratively updated rules sets and graphical analysis tools to automate the translation process.
Instruction Set Patent Pack
Download 137+ patent application PDFs
Instruction Set Patent Applications
Download 137+ Instruction Set-related PDFs
For professional research & prior art discovery
inventor
  • 137+ full patent PDF documents of Instruction Set-related inventions.
  • Exact USPTO filing data with full-text, images, drawings & claims.
  • Index pages: Table View and Image-Grid View layouts. All images in each PDF.
Query intent clustering for automated sourcing
Microsoft Technology Licensing, Llc
August 16, 2018 - N°20180232421

Techniques for query intent clustering for automated sourcing are described. In an example embodiment, disclosed is a system comprising a processor, a storage device, and a memory device holding an instruction set executable on the processor to cause the system to perform operations.
Application specific instruction-set processor (asip) for simultaneously executing a plurality of operations using a long ...
The King Abdulaziz City For Science And Technology
August 16, 2018 - N°20180232231

The invention provides an application specific instruction set processor (asip) that uses a very long instruction word (vliw) for simultaneously executing a plurality of operations. For simultaneously executing the plurality of operations, the asip processor comprises a fetching unit to fetch a long instruction word from an instruction memory unit and an instruction decoder unit that interfaces with the fetching ...
Extending a virtual machine instruction set architecture
Oracle International Corporation
August 16, 2018 - N°20180232217

Operations include a compilation process and a runtime process. A compiler compiles code to generate virtual machine instructions.
Scheduling heterogenous processors
Hewlett Packard Enterprise Development Lp
August 09, 2018 - N°20180225150

An example computing device comprises a first processing unit having first capabilities, a second processing unit having second capabilities, and a shared memory accessible by the first processing unit and the second processing unit. The shared memory stores data objects in association with type information indicating the data type of the data objects.
An apparatus and method for controlling instruction execution behaviour
Arm Limited
August 09, 2018 - N°20180225120

An apparatus and method are provided for controlling instruction execution behaviour. The apparatus includes a set of data registers for storing data values, and a set of bounded pointer storage elements, where each bounded pointer storage element stores a pointer having associated range information indicative of an allowable range of addresses when using that pointer.
Method and system to provide user-level multithreading
August 09, 2018 - N°20180225118

A method and system to provide user-level multithreading are disclosed. The method according to the present techniques comprises receiving programming instructions to execute one or more shared resource threads (shreds) via an instruction set architecture (isa).
Method and system to provide user-level multithreading
August 09, 2018 - N°20180225117

A method and system to provide user-level multithreading are disclosed. The method according to the present techniques comprises receiving programming instructions to execute one or more shared resource threads (shreds) via an instruction set architecture (isa).
Instruction Set Patent Pack
Download 137+ patent application PDFs
Instruction Set Patent Applications
Download 137+ Instruction Set-related PDFs
For professional research & prior art discovery
inventor
  • 137+ full patent PDF documents of Instruction Set-related inventions.
  • Exact USPTO filing data with full-text, images, drawings & claims.
  • Index pages: Table View and Image-Grid View layouts. All images in each PDF.
Processor including multiple dissimilar processor cores that implement different portions of instruction set architecture
Apple Inc.
August 02, 2018 - N°20180217659

In an embodiment, an integrated circuit may include one or more processors. Each processor may include multiple processor cores, and each core has a different design/implementation and performance level.
Compatibility check for execution of joins
Sap Se
July 26, 2018 - N°20180210921

Described herein includes processing various instruction sets configured for online analytics processing (olap) using a calculation engine. This allows olap configured instruction sets or calculation scenarios to be efficiently and effectively processed with the calculation engine during run time thereby preventing delays and errors during processing..
Smart lighting device, control terminal, and lighting system
Sengled Optoelectronics Co., Ltd.
July 12, 2018 - N°20180199414

A smart lighting device, control terminal, and lighting system are provided. The control terminal includes an input unit configured for receiving at least two control instructions and an execution order of the at least two control instructions, a processing unit connected for encapsulating the at least two control instructions into a control instruction set, and a radiofrequency unit connected for ...
Systems, methods, and apparatus to permit communication between passive wireless transponders
Intermec Ip Corp.
July 12, 2018 - N°20180197394

Passive wireless transponders can perform transponder-to-transponder communication when illuminated by an interrogation carrier wave. The transponder-to-transponder communication permits each transponder to determine the identity of “other” proximately transponders.
Neural network instruction set architecture
Google Llc
July 12, 2018 - N°20180197068

A computer-implemented method that includes receiving, by a processing unit, an instruction that specifies data values for performing a tensor computation. In response to receiving the instruction, the method may include, performing, by the processing unit, the tensor computation by executing a loop nest comprising a plurality of loops, wherein a structure of the loop nest is defined based on ...
Hardware accelerated virtual context switching
Microsoft Technology Licensing, Llc
July 12, 2018 - N°20180196692

In a virtual computing environment, a system configured to switch between isolated virtual contexts. A system includes a physical processor.
Processor in non-volatile storage memory
Western Digital Technologies, Inc.
July 05, 2018 - N°20180189230

In one example, a device includes a non-volatile memory divided into a plurality of selectable locations, wherein the selectable locations are grouped into a plurality of data lines; one or more processing units (pus) coupled to the non-volatile memory, each of the pus associated with a data line of the plurality of data lines, the one or more processing units ...
Systems and methods for an intermediate device structure
June 28, 2018 - N°20180180234

A network of intermediate device systems may be detachably coupled to an illumination pole electrically connected to a power source. The intermediate device system may comprise a housing with an exterior surface and an interior cavity configured to receive at least one electrical device.
Loading