FreshPatents.com Logo
Enter keywords:  

Track companies' patents here: Public Companies RSS Feeds | RSS Feed Home Page
Popular terms

[SEARCH]

Volatile Storage topics
Volatile Storage
Storage Device
Memory Cell
Memory Cells
Select Gate
Semiconductor
Memory Device
Control Unit
Binary Search
Electronic Device
Touch Panel
Semiconductor Substrate
Volatile Memory
High Speed
Enumeration

Follow us on Twitter
twitter icon@FreshPatents

Web & Computing
Cloud Computing
Ecommerce
Search patents
Smartphone patents
Social Media patents
Video patents
Website patents
Web Server
Android patents
Copyright patents
Database patents
Programming patents
Wearable Computing
Webcam patents

Web Companies
Apple patents
Google patents
Adobe patents
Ebay patents
Oracle patents
Yahoo patents

[SEARCH]

Volatile Storage patents



      
           
This page is updated frequently with new Volatile Storage-related patent applications. Subscribe to the Volatile Storage RSS feed to automatically get the update: related Volatile RSS feeds. RSS updates for this page: Volatile Storage RSS RSS


Persistent memory management

Reuse of host hibernation storage space by memory controller

Apparatus, system, and method for conditional and atomic storage operations

Date/App# patent app List of recent Volatile Storage-related patents
07/10/14
20140195564
 Persistent data structures patent thumbnailPersistent data structures
Apparatuses, systems, methods, and computer program products are disclosed for a persistent data structure. A method includes associating a logical identifier with a data structure.
07/10/14
20140195480
 Persistent memory management patent thumbnailPersistent memory management
Apparatuses, systems, methods, and computer program products are disclosed for persistent memory management. Persistent memory management may include providing a persistent data structure stored at least partially in volatile memory configured to ensure persistence of the data structure in a non-volatile memory medium.
07/03/14
20140189280
 Reuse of host hibernation storage space by memory controller patent thumbnailReuse of host hibernation storage space by memory controller
A method for data storage includes, in a host system that operates alternately in a normal state and a hibernation state, reserving a hibernation storage space in a non-volatile storage device for storage of hibernation-related information in preparation for entering the hibernation state. While the host system is operating in the normal state, a storage task other than storage of the hibernation-related information is performed using at least a portion of the reserved hibernation storage space..
07/03/14
20140189216
 Apparatus, system, and method for conditional and atomic storage operations patent thumbnailApparatus, system, and method for conditional and atomic storage operations
An apparatus, system, and method are disclosed for implementing conditional storage operations. Storage clients access and allocate portions of an address space of a non-volatile storage device.
07/03/14
20140185382
 Erase for non-volatile storage patent thumbnailErase for non-volatile storage
Techniques are disclosed herein for erasing non-volatile storage elements. A sequence of increasing erase voltages may be applied to a substrate.
07/03/14
20140185351
 Non-volatile storage system with dual block programming patent thumbnailNon-volatile storage system with dual block programming
A non-volatile storage system is disclosed that includes a plurality of blocks of non-volatile storage elements, a plurality of word lines connected to the blocks of non-volatile storage elements such that each word line is connected to adjacent blocks of non-volatile storage elements, a plurality of bit lines connected to the blocks of non-volatile storage elements, multiple sets of word lines drivers such that each set of word line drivers is positioned between two adjacent blocks for driving word lines connected to the two adjacent blocks, global data lines, local data lines in selective communication with the bit lines, one or more selection circuits that selectively connect the global data lines to selected local data lines and connect unselected local data lines to one or more unselected bit line signals and control circuitry in communication with the one or more selection circuits and the global data lines. The control circuitry concurrently programs non-volatile storage elements of two adjacent blocks by applying programming signals on word lines connected to the two adjacent blocks and applying programming signals on appropriate bit lines via the global data lines and the one or more selection circuits..
06/26/14
20140181620
 System and method for using solid state storage systems as a cache for the storage of temporary data patent thumbnailSystem and method for using solid state storage systems as a cache for the storage of temporary data
A method of storing data includes a storage device controller that receives a storage access operation to store data on at least one non-volatile storage device having a plurality of individually accessible blocks. In response to receiving the storage access operation to store data, the controller initiates a first program cycle to store the data as temporary data within one or more of the blocks.
06/26/14
20140181538
 Controlling configurable peak performance limits of a processor patent thumbnailControlling configurable peak performance limits of a processor
In one embodiment, the present invention includes a processor having a plurality of cores each to execute instructions, a non-volatile storage to store maximum peak operating frequency values each a function of a given number of active cores, a configuration storage to store frequency limits each corresponding to one of the maximum peak operating frequency values or a configurable clip frequency value less than the maximum peak operating frequency value. In turn, a power controller is configured to limit operating frequency of the cores to a corresponding frequency limit obtained from the configuration storage.
06/26/14
20140181379
 File reading method, storage device and electronic device patent thumbnailFile reading method, storage device and electronic device
A file reading method, storage device and electronic device are described. The file reading method is applied to an electronic device that includes a nonvolatile storage device as an internal storage device.
06/26/14
20140179236
 Headless external sensor discovery and data access using mobile device patent thumbnailHeadless external sensor discovery and data access using mobile device
A device, system, and machine-readable medium for headless sensor measurements are disclosed. In one embodiment, the device is exclusive of a display.
06/26/14
20140176581
Controlling configurable peak performance limits of a processor
In one embodiment, the present invention includes a processor having a plurality of cores each to execute instructions, a non-volatile storage to store maximum peak operating frequency values each a function of a given number of active cores, a configuration storage to store frequency limits each corresponding to one of the maximum peak operating frequency values or a configurable clip frequency value less than the maximum peak operating frequency value. In turn, a power controller is configured to limit operating frequency of the cores to a corresponding frequency limit obtained from the configuration storage.
06/19/14
20140173340
Incident handling
A first future time occurs sooner than a second future time. The first future time indicates when the first and second future times are to be evaluated.
06/19/14
20140167816
Memory cell with volatile and non-volatile storage
The invention concerns a memory device comprising at least one memory cell comprising: first and second pairs of cross-coupled transistors; and a first resistance switching element (202) coupled between a first supply voltage (vdd, gnd) and a first transistor of said first pair of transistors and programmed to have one of first and second resistances; and control circuitry adapted to store a data value (dnv) at said first and second storage nodes by coupling said first storage node to said second supply voltage (vdd, gnd), the data value being determined by the programmed resistance of the first resistance switching element.. .
06/12/14
20140160848
Select gate bias during program of non-volatile storage
Techniques disclosed herein may prevent program disturb by preventing a select transistor of an unselected nand string from unintentionally turning on. The vgs of a select transistor of a nand string may be lowered from one programming pulse to the next programming pulse multiple times.
06/05/14
20140157404
Virtualizing a hardware monotonic counter
Embodiments of an invention for virtualizing a hardware monotonic counter are disclosed. In one embodiment, an apparatus includes a hardware monotonic counter, virtualization logic, a first non-volatile storage location, and a second non-volatile storage location.
06/05/14
20140153050
Image forming apparatus that generates log image, image forming system, and non-transitory recording medium
An image forming apparatus of the present disclosure includes an image output unit, a nonvolatile storage unit, an original-image generating device, and a log-image generating device. The image output unit outputs an image.
05/29/14
20140144316
Method and device for activating an actuator element in a motor system for a motor vehicle
The disclosure relates to a method for operating a positioning actuator system with an electronically commutated actuator drive for driving an actuator element, having the following steps: non-volatile storage of a position information item of the actuator element or of a rotor of the actuator drive which was detected last as a reference position before the positioning actuator system is switched off; in the case of switching on of the positioning actuator system retrieval of the reference position and actuation of the actuator drive by energizing the actuator drive in accordance with a space phasor which is dependent on the reference position. The object is to make available an improved method for releasing blockage of an actuator element or actuation after activation of a motor system with a maximum actuating torque.
05/22/14
20140140162
Memory cell array with reserved sector for storing configuration information
A memory device is provided including a cell array and a volatile storage device. The cell array may include a plurality of word lines, a plurality of bit lines, wherein a selection of a word line and bit line defines a memory cell address, and a non-volatile reserved word line for storing configuration information for the cell array.
05/08/14
20140126291
3d stacked non-volatile storage programming to conductive state
Programming nand strings in a 3d stacked storage device to a conductive state is disclosed. Storage elements may be erased by raising their vt and programmed by lowering their vt.
05/08/14
20140125592
Apparatus to track a pointing device
An apparatus for use in helping to track a pointing device is disclosed herein. An example of the apparatus includes an orientation member coupled to the pointing device that includes a plurality of points at least some of which define a plane.
05/01/14
20140119126
Dynamic bit line bias for programming non-volatile memory
A program operation for a set of non-volatile storage elements. A count is maintained of a number of program pulses which are applied to an individual storage element in a slow programming mode, and an associated bit line voltage is adjusted based on the count.
04/24/14
20140115252
Block storage-based data processing methods, apparatus, and systems
The present disclosure relates to the field of information technology, and in particular, to a block storage-based data processing method, apparatus, and system. The block storage-based data processing method provided in embodiments of the present disclosure is applied in a system including at least two storage nodes, each storage node including a cpu, a cache medium, and a non-volatile storage medium, and the cache medium in all the storage nodes forming a cache pool.
04/17/14
20140108703
Scalable data structures for control and management of non-volatile storage
Scalable control/management data structures enable optimizing performance and/or attempting to achieve a particular performance target of an ssd in accordance with host interfacing, number of nvm devices, nvm characteristics and size, and nvm aging and performance decline. Pre-scaled data structures are included in ssd controller firmware loadable at system initialization.
04/17/14
20140108699
Storage array, storage system, and data access method
A storage array, a storage system, and a data access method. A data access method of a storage device includes: transferring data input from a user interface chip to a non-volatile storage device through a peripheral component interconnect express (pcie) link, where the user interface chip and the non-volatile storage device are connected to the pcie link, and the non-volatile storage device includes a memory and a non-volatile storage medium; writing the data to the memory of the non-volatile storage device; and writing the data written in the memory of the non-volatile storage device to the non-volatile storage medium.
04/17/14
20140106525
Method of forming pn floating gate non-volatile storage elements and transistor having n+ gate
Non-volatile storage elements having a pn floating gate are disclosed herein. The floating gate may have a p− region near the tunnel oxide, and may have an n+ region near the control gate.
04/10/14
20140101379
Variable over-provisioning for non-volatile storage
Dynamically varying over-provisioning (op) enables improvements in lifetime, reliability, and/or performance of a solid-state disk (ssd) and/or a flash memory therein. A host coupled to the ssd writes newer data to the ssd.
04/10/14
20140101376
Apparatus, system, and method for conditional and atomic storage operations
An apparatus, system, and method are disclosed for implementing conditional storage operations. Storage clients access and allocate portions of an address space of a non-volatile storage device.
04/10/14
20140101375
Apparatus, system, and method for allocating storage
An apparatus, system, and method are disclosed for allocating non-volatile storage. The storage device may present a logical address, which may exceed a physical storage capacity of the device.
04/10/14
20140101368
Binding microprocessor to memory chips to prevent re-use of microprocessor
A processor is provided that binds itself to a circuit such that the processor cannot be subsequently reused in other circuits. On a first startup of the processor, a memory segment of an external volatile memory device is read to obtain information prior to initialization of the memory segment.
04/03/14
20140095811
Fuzzy counters for nvs to reduce lock contention
A system for data management in a computing storage environment includes a processor device, operable in the computing storage environment, that divides a plurality of counters tracking write and discard storage operations through non volatile storage (nvs) space into first, accurate, and second, fuzzy, groups where the first, accurate, group is one of incremented and decremented per each write and discard storage operation, while the second, fuzzy, group is one of incremented and decremented on a more infrequent basis as compared to the first, accurate group.. .
04/03/14
20140095787
Nvs thresholding for efficient data management
For data management by a processor device in a computing storage environment, a threshold for an amount of non volatile storage (nvs) space to be consumed by any particular logically contiguous storage space in the computing storage environment is established based on at least one of a redundant array of independent disks (raid) type, a number of point-in-time copy source data segments in the logically contiguous storage space, and a storage classification.. .
04/03/14
20140095767
Storage device trimming
In an embodiment, a command that specifies a logical block to trim in a storage device is acquired. An entry in a logical-to-physical address (l2p) table that contains a physical address that corresponds to the logical block may be set to point to an invalid address.
04/03/14
20140095763
Nvs thresholding for efficient data management
For data management by a processor device in a computing storage environment, a threshold for an amount of non volatile storage (nvs) space to be consumed by any particular logically contiguous storage space in the computing storage environment is established based on at least one of a redundant array of independent disks (raid) type, a number of point-in-time copy source data segments in the logically contiguous storage space, and a storage classification.. .
04/03/14
20140095762
Fuzzy counters for nvs to reduce lock contention
A system for data management in a computing storage environment includes a processor device, operable in the computing storage environment, that divides a plurality of counters tracking write and discard storage operations through non volatile storage (nvs) space into first, accurate, and second, fuzzy, groups where the first, accurate, group is one of incremented and decremented per each write and discard storage operation, while the second, fuzzy, group is one of incremented and decremented on a more infrequent basis as compared to the first, accurate group.. .
03/27/14
20140089903
Sampling based runtime optimizer for efficient debugging of applications
A method of reproducing runtime environment for debugging an application is disclosed. The method includes accessing an optimizer file from a non-volatile storage medium.
03/27/14
20140089743
Power shutdown prediction for non-volatile storage devices
A method includes, in a host that stores data in a storage device, detecting an event that is indicative, statistically and not deterministically, of an imminent power shutdown in the host. A notification is sent to the storage device responsively to the detected event, so as to cause the storage device to initiate preparatory action for the imminent power shutdown..
03/27/14
20140085967
Memory elements with relay devices
Integrated circuits with memory elements are provided. An integrated circuit may include logic circuitry formed in a first portion having complementary metal-oxide-semiconductor (cmos) devices and may include at least a portion of the memory elements and associated memory circuitry formed in a second portion having nano-electromechanical (nem) relay devices.
03/20/14
20140082261
Self-journaling and hierarchical consistency for non-volatile storage
A non-volatile storage system having non-volatile memory (nvm) provides self-journaling and hierarchical consistency, enabling low-latency recovery and force unit access handshake. Mappings between host addresses and addresses in the nvm are maintained via one or more map entries, enabling locating of host data written to the nvm.
03/20/14
20140082256
Recovery from cache and nvs out of sync
For cache/data management in a computing storage environment, incoming data segments into a non volatile storage (nvs) device of the computing storage environment are validated against a bitmap to determine if the incoming data segments are currently in use. Those of the incoming data segments determined to be currently in use are designated to the computing storage environment to protect data integrity..
03/20/14
20140082254
Recovery from cache and nvs out of sync
For cache/data management in a computing storage environment, incoming data segments into a non volatile storage (nvs) device of the computing storage environment are validated against a bitmap to determine if the incoming data segments are currently in use. Those of the incoming data segments determined to be currently in use are designated to the computing storage environment to protect data integrity..
03/20/14
20140080272
Continuous mesh three dimensional non-volatile storage with vertical select devices
A three-dimensional array adapted for memory elements that reversibly change a level of electrical conductance in response to a voltage difference being applied across them. Memory elements are formed across a plurality of planes positioned different distances above a semiconductor substrate.
03/20/14
20140078851
Continuous mesh three dimensional non-volatile storage with vertical select devices
A three-dimensional array adapted for memory elements that reversibly change a level of electrical conductance in response to a voltage difference being applied across them. Memory elements are formed across a plurality of planes positioned different distances above a semiconductor substrate.
03/13/14
20140075259
On chip data recovery for non-volatile storage
Methods and devices for recovering data stored in a non-volatile storage device are provided. Data may be recovered for memory cells associated with a word line that cannot be read using ecc that was calculated based on the data stored on that word line.
03/13/14
20140075233
Customizable backup and restore from nonvolatile logic array
Design and operation of a processing device is configurable to optimize wake-up time and peak power cost during restoration of a machine state from non-volatile storage. The processing device includes a plurality of non-volatile logic element arrays configured to store a machine state represented by a plurality of volatile storage elements of the processing device.
03/13/14
20140075175
Control of dedicated non-volatile arrays for specific function availability
A device's configuration is controlled through control of its pre-boot process. Protected non-volatile logic element arrays store a machine state configuration of a processing device configured to backup data from volatile storage elements in a plurality of non-volatile logic element arrays.
03/13/14
20140075174
Boot state restore from nonvolatile bitcell array
A processing device using a plurality of volatile storage elements to execute a boot process for and stores in a plurality of non-volatile logic element arrays a boot state representing a state of the processing device after a given amount of the boot process is completed. When it is determined that the processing device needs to restart from a boot state, energy can be saved by restoring the machine state at that boot state instead of re-booting.
03/13/14
20140075107
Interface for storage device access over memory bus
A nonvolatile storage or memory device is accessed over a memory bus. The memory bus has an electrical interface typically used for volatile memory devices.
03/13/14
20140075089
Nonvolatile logic array with retention flip flops to reduce switching power during wakeup
A processing device is operated using a plurality of volatile storage elements. Data in the plurality of volatile storage elements is stored in a plurality of non-volatile logic element arrays.
03/13/14
20140075088
Processing device with nonvolatile logic array backup
A processing device is operated using a plurality of volatile storage elements. N groups of m volatile storage elements of the plurality of volatile storage elements per group are connected to an n by m size non-volatile logic element array of a plurality of non-volatile logic element arrays using a multiplexer.
03/13/14
20140071761
Non-volatile storage with joint hard bit and soft bit reading
A system is disclosed for reading hard bit information and soft bit information from non-volatile storage. Some of the hard bit information and/or soft bit information is read concurrently by using different bit line voltages, different integration times, different sense levels within the sense amplifiers, or other techniques.
03/13/14
20140071752
Nonvolatile memory systems with embedded fast read and write memories
A nonvolatile memory system is described with novel architecture coupling nonvolatile storage memory with random access volatile memory. New commands are included to enhance the read and write performance of the memory system..
03/06/14
20140068352
Information processing apparatus and fault processing method for information processing apparatus
An information processing apparatus includes a processing apparatus, a bus bridge connected to the processing apparatus through a first bus and connecting to a peripheral apparatus, a nonvolatile storage apparatus that stores information relating to a fault occurring in the peripheral apparatus or the bus bridge, a monitoring apparatus connected to the nonvolatile storage apparatus through a second bus different from the first bus and monitoring a system including the processing apparatus, and a fault notification unit that stores, when the fault occurs in the peripheral apparatus or the bus bridge, the information relating to the occurring fault into the nonvolatile storage apparatus and issues a notification of an error to the monitoring apparatus through the second bus. By the information processing apparatus, fault information of the peripheral apparatus and the bus bridge is acquired with certainty..
03/06/14
20140063961
Write data preservation for non-volatile storage
Methods and non-volatile storage systems are provided for recovering data during a programming of non-volatile storage. Program data that was originally stored in one set of latches may be preserved with a combination of two sets of latches.
03/06/14
20140063940
On chip dynamic read level scan and error detection for nonvolatile storage
Techniques for efficiently programming non-volatile storage are disclosed. A second page of data may efficiently be programmed into memory cells that already store a first page.
03/06/14
20140063346
Cradle system for audiovisual equipment
Methods and apparatuses for building and reconfiguring audiovisual equipment in a video production system. A wiring cradle may be installed in the video production system and one or more electrical or optical connections may be established between the wiring cradle and another element of the video production system.
02/27/14
20140059406
Reduced level cell mode for non-volatile memory
Apparatuses, systems, methods, and computer program products are disclosed for reduced level cell solid-state storage. A method includes determining that an erase block of a non-volatile storage device is to operate in a reduced level cell (rlc) mode.
02/27/14
20140059311
Data backup or restore using main memory and non-volatile storage media
The invention relates to a computer implemented method for creating a backup of data by a computer system. The creation of the backup comprises: assigning a first memory space in a main memory to data and loading the data into the first memory space; allocating a second memory space in the main memory for acting as container of one or more images of the data in the first memory space; creating the one or more images of the data in the first memory space; and storing the created one or more images in the second memory space and storing a respective copy of at least one of the one or more images in the one or more non-volatile storage media..
02/27/14
20140059272
Data processing system and method for storage
A data processing system includes a first storage, a second storage, a processor and a controller. The first storage is a non-volatile storage, the second storage is a volatile storage.
02/20/14
20140052898
Method for mapping management
A method for mapping management is disclosed. The steps of the method comprises sending data from a host; programming a host data a non-volatile storage device; updating a mapping address to a physical entry to logical (pe2l) mapping table stored in a sram; updating a physical entry (pe) status table; checking if the pe2l mapping table is full; if no, loop to the step of programming a non-violate storage device; if yes, remove invalid entries in the pe2l mapping table and update the pe status table, and then run next step; transferring part of the pe2l mapping table to a logical to physical (l2p) mapping table stored in the non-volatile storage device; and programming the l2p mapping table to the non-volatile storage device and looping to the step of removing invalid entries in the pe2l mapping table and updating the pe status table..
02/20/14
20140050015
Nonvolatile storage device and method for writing into the same
The nonvolatile storage device includes a variable resistance element and a write circuit which writes data into the variable resistance element, wherein the variable resistance element has a property of changing from a first resistance state to a second resistance state when a pulse of a first voltage is applied to the variable resistance element, and changing from the second resistance state to the first resistance state when a pulse of a second voltage is applied to the variable resistance element, and the write circuit applies, to the variable resistance element, at least the pulse of the first voltage, a pulse of a third voltage, and the pulse of the first voltage in this order, when the variable resistance element is caused to change from the first resistance state to the second resistance state.. .
02/13/14
20140043042
Snoop detection on calibrated bus
An electronic system having a high speed signaling bus requiring training (calibration) of a calibrated item in a driver circuitry or a receiver circuitry for reliable operation. At manufacturing or in a secure location, secure calibration coefficients are determined for the electronic system and are stored in a non-volatile storage.
02/13/14
20140042383
Manufacturing method of non-volatile storage device, and non-volatile storage device
A manufacturing method includes forming a laminated body on a substrate. A mask layer is formed on the laminated body, and then a portion of the mask layer is removed to form an opening.
02/06/14
20140036601
Temperature based compensation during verify operations for non-volatile storage
A non-volatile storage system that performs programming and reading processes. The programming process includes coarse/fine programming and verify operations.
02/06/14
20140036572
Method for driving nonvolatile storage element, and nonvolatile storage device
Provided is a method for driving a variable resistance nonvolatile storage element that can improve the information holding capability. The method includes: determining whether or not a current that flows through the nonvolatile storage element is larger than or equal to a first verify level irl (verify); determining whether or not a current that flows through the nonvolatile storage element is smaller than or equal to a second verify level irh (verify); and determining that the nonvolatile storage element is in the second resistance state when the current that flows through the nonvolatile storage element is smaller than a current reference level iref, and determining that the nonvolatile storage element is in the first resistance state when the current is larger than the current reference level iref, the current reference level iref satisfying (irl (verify)+irh (verify))/2<iref<irl (verify)..
02/06/14
20140036206
Spatial light modulator, and spatial light modulating method
A spatial light modulation device includes a liquid crystal layer modulating a phase of incident light according to a level of an applied electric field, a temperature sensor generating a temperature signal corresponding to a temperature of the liquid crystal layer, a plurality of pixel electrodes provided for each of a plurality of pixels and applying a voltage to the liquid crystal layer, and a driving device providing a voltage to the plurality of pixel electrodes. The driving device has a nonvolatile storage element storing in advance a coefficient α included in a function expressing a correlation between a temperature change amount in the liquid crystal layer and a variation in phase modulation amount in the liquid crystal layer, and performs a calculation for correcting a level of voltage by use of a temperature indicated by the temperature signal and the coefficient α..
01/30/14
20140032957
Synchronous mode replication to multiple clusters
Provided are a computer program product, system, and method for synchronous mode replication to multiple clusters receiving a write to a volume from a host. A received write is cached in a memory.
01/30/14
20140032936
Information processing apparatus, control method for information processing apparatus, and storage medium
An information processing apparatus includes a volatile storage unit, nonvolatile storage unit, and control unit configured, in a case where a factor to shift the information processing apparatus to a state in which power supply to the volatile storage unit is stopped exists, to encrypt and store information, stored in a specific region in the volatile storage unit, in the nonvolatile storage unit, and to store, in the nonvolatile storage unit in unencrypted form, information stored in a region other than the specific region, and configured, in a case where a factor to shift the information processing apparatus to a state in which power is supplied to the volatile storage unit exists, to decrypt and store the encrypted information, stored in the nonvolatile storage unit, in the volatile storage unit, and to store, in the volatile storage unit, the unencrypted information stored in the nonvolatile storage unit.. .
01/23/14
20140026019
Information processing system, shared memory device, and method for saving memory data
An information processing system includes a plurality of clusters and a shared memory device having a shared memory shared by computer programs that operate on the clusters. The shared memory device includes an operating system (os) stop detecting unit and a solid state drive (ssd) control unit.
01/23/14
20140025941
Providing an immutable antivirus payload for internet ready compute nodes
In one embodiment, a method includes initializing a portion of a computing system in a pre-boot environment using a basic input/output system (bios) stored in a non-volatile storage of the computing system, launching a boot manager to enable a launch of an operating system (os) payload, and if the os payload is not successfully launched, executing an os payload portion and an antivirus stack stored in the non-volatile storage to restore an integrity of the mass storage. Other embodiments are described and claimed..
01/23/14
20140025872
Systems and methods for contextual storage
A storage layer presents logical address space of a non-volatile storage device. The storage layer maintains logical interfaces to the non-volatile storage device, which may include arbitrary, any-to-any mappings between logical identifiers and storage resources.
01/23/14
20140025868
System and method for managing storage device caching
Systems and methods are disclosed for caching data according to user-selected caching modes. In an embodiment, an apparatus may comprise a controller configured to pin data from a non-volatile storage medium to a data cache based on at least one user-selectable caching mode.


Popular terms: [SEARCH]

Volatile Storage topics: Volatile Storage, Storage Device, Memory Cell, Memory Cells, Select Gate, Semiconductor, Memory Device, Control Unit, Binary Search, Electronic Device, Touch Panel, Semiconductor Substrate, Volatile Memory, High Speed, Enumeration

Follow us on Twitter
twitter icon@FreshPatents

###

This listing is a sample listing of patent applications related to Volatile Storage for is only meant as a recent sample of applications filed, not a comprehensive history. There may be associated servicemarks and trademarks related to these patents. Please check with patent attorney if you need further assistance or plan to use for business purposes. This patent data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Volatile Storage with additional patents listed. Browse our RSS directory or Search for other possible listings.
     SHARE
  
         


FreshNews promo



0.7385

3689

2 - 1 - 71