FreshPatents.com Logo
Enter keywords:  

Track companies' patents here: Public Companies RSS Feeds | RSS Feed Home Page
Popular terms

[SEARCH]

Semiconductor topics
Semiconductor
Semiconductor Substrate
Semiconductor Device
Semiconductor Material
Electric Conversion
Conductive Layer
Molybdenum
Camera Module
Semiconductor Devices
Semiconductors
Integrated Circuit
Surfactant
Photoelectric Conversion
Electronic Device
Transparent Conductive Oxide

Follow us on Twitter
twitter icon@FreshPatents

Web & Computing
Cloud Computing
Ecommerce
Search patents
Smartphone patents
Social Media patents
Video patents
Website patents
Web Server
Android patents
Copyright patents
Database patents
Programming patents
Wearable Computing
Webcam patents

Web Companies
Apple patents
Google patents
Adobe patents
Ebay patents
Oracle patents
Yahoo patents

[SEARCH]

Semiconductor patents



      
           
This page is updated frequently with new Semiconductor-related patent applications. Subscribe to the Semiconductor RSS feed to automatically get the update: related Semiconductor RSS feeds. RSS updates for this page: Semiconductor RSS RSS


Three dimensional fet devices having different device widths

Method of laser separation of the epitaxial film or of the epitaxial film layer from the growth substrate of the…

Method of fabricating a semiconductor device having a capping layer

Date/App# patent app List of recent Semiconductor-related patents
07/24/14
20140208284
 Method and system for designing 3d semiconductor package patent thumbnailnew patent Method and system for designing 3d semiconductor package
A three-dimensional semiconductor package and method for making the same include providing a first package layout parameter for a plurality of first terminals included in a first package, a second package layout parameter for a plurality of second terminals included in a second package disposed above or below the first package, and a connection terminal layout parameter for a plurality of connection terminals electrically connecting the first package and the second package; providing a first wiring connection layout between the first and second terminals and the connection terminals by applying a first process to the first package, second package, and connection terminal layout parameters; and providing a second wiring connection layout between the first and second terminals and the connection terminals by applying a second process, which is different from the first process, to the first wiring connection layout.. .
07/24/14
20140208283
 Dummy shoulder structure for line stress reduction patent thumbnailnew patent Dummy shoulder structure for line stress reduction
Semiconductor integrated circuit line structures for improving a process window in the vicinity of dense-to-isolated pattern transition areas and a technique to implement the line structures in the layout process are described in this disclosure. The disclosed structure includes a semiconductor substrate, and a material layer above the substrate.
07/24/14
20140208279
 System and method of testing through-silicon vias of a semiconductor die patent thumbnailnew patent System and method of testing through-silicon vias of a semiconductor die
A method includes contacting a first group of through-silicon vias (tsvs) contacts with a multi-contact probe and applying a first voltage value to each of the first group of tsv contacts via the multi-contact probe, where the first group of tsv contacts corresponds to a first group of tsvs. The method also includes determining, based on a second voltage value detected at a particular tsv of the first group of tsvs, whether the particular tsv corresponds to a tsv test result..
07/24/14
20140208187
 Semiconductor apparatus and method of operating the same patent thumbnailnew patent Semiconductor apparatus and method of operating the same
A semiconductor apparatus includes a memory device configured to include a buffer memory block and a main memory block, and to correct data read from the buffer memory block based on error information, and to perform a program loop to store corrected data in the main memory block, and a memory controller configured to perform an error checking and correction (ecc) operation on the data and to output the error information obtained through the ecc operation to the memory device.. .
07/24/14
20140208142
 Semiconductor device patent thumbnailnew patent Semiconductor device
Supply of power to a plurality of circuits is controlled efficiently depending on usage conditions and the like of the circuits. An address monitoring circuit monitors whether a cache memory and an input/output interface are in an access state or not, and performs power gating in accordance with the state of the cache memory and the input/output interface.
07/24/14
20140208044
 Semiconductor device and method of operating the same patent thumbnailnew patent Semiconductor device and method of operating the same
A method of operating a semiconductor device may comprise storing data in memory cells coupled to first word lines of memory blocks including the first word lines and second word lines located respectively between the first word lines, detecting a memory block, where data stored in the memory cells of the first word lines is invalidated, from the memory blocks, and storing data in memory cells coupled to the second word lines of the detected memory block.. .
07/24/14
20140206568
 Chemiluminescence compact imaging scanner patent thumbnailnew patent Chemiluminescence compact imaging scanner
Systems, devices, and methods for accurately imaging chemiluminescence and other luminescence are disclosed. A compact, flat-bed scanner having a light-tight enclosure, one or more detector bars of linear charge-coupled device (ccd) or complementary metal oxide semiconductor (cmos) imaging chips, and high working numerical aperture (na) optics scans closely over a sample in one direction and then the opposite direction.
07/24/14
20140206262
 Polishing apparatus and method of polishing semiconductor wafer patent thumbnailnew patent Polishing apparatus and method of polishing semiconductor wafer
An aspect of the present embodiment, there is provided a polishing apparatus, including a stage configured to be placed a semiconductor wafer thereon and to be rotated with the semiconductor wafer, a first polishing unit configured to contact a polishing tape to one portion of the semiconductor wafer on the stage, a second polishing unit configured to contact to other portion of the semiconductor wafer, the other portion being different from the one portion, a feed unit configured to feeding the polishing tape, and a recovery unit configured to recovery the polishing tape.. .
07/24/14
20140206261
 Method for polishing a semiconductor wafer patent thumbnailnew patent Method for polishing a semiconductor wafer
A method for polishing at least one wafer composed of semiconductor material that has a front side and the rear side includes performing at least one first polishing step including simultaneously polishing both front and rear sides of the at least one wafer at a process temperature between an upper polishing plate and a lower polishing plate. Each of the upper polishing and lower polishing plates is covered with a polishing pad having an inner edge and an outer edge, a hardness of at least 80° shore a, a compressibility of less than 2.5%, and respective upper and lower surfaces that come into contact with the wafer being polished.
07/24/14
20140206204
 Substrate processing apparatus, method of manufacturing semiconductor device, and non-transitory computer-readable recording medium patent thumbnailnew patent Substrate processing apparatus, method of manufacturing semiconductor device, and non-transitory computer-readable recording medium
Provided is a substrate processing apparatus including a reaction chamber configured to heat a substrate; a transfer chamber configured to transfer the heated substrate; a refrigerant flow path installed in the reaction chamber; a refrigerant flow path installed in the reaction chamber; a refrigerant supply unit installed in the refrigerant flow path; a refrigerant exhaust unit installed in the refrigerant flow path; a transfer chamber refrigerant supply unit installed in the transfer chamber; a transfer chamber refrigerant exhaust unit installed in the transfer chamber; a heat exchanger connected to the refrigerant exhaust pipe and the transfer chamber refrigerant exhaust unit; a turbine connected to the heat exchanger; a generator connected to the turbine; and a control unit configured to control the refrigerant supply unit and the transfer chamber refrigerant supply unit.. .
07/24/14
20140206203
new patent Methods of forming a poruous insulator, and related methods of forming semiconductor device structures
Semiconductor devices with porous insulative materials are disclosed. The porous insulative materials may include a consolidated material with voids dispersed therethrough.
07/24/14
20140206202
new patent Manufacturing method of semiconductor device and semiconductor manufacturing apparatus
A manufacturing method of a semiconductor device according to the present invention comprises cleaning a semiconductor substrate. A first chemical liquid for forming a water-repellent protection film and a second chemical liquid coating the first chemical liquid are supplied on a surface of the semiconductor substrate.
07/24/14
20140206197
new patent Method of fabricating fin fet and method of fabricating device
In fin fet fabrication, side walls of a semiconductor fin formed on a substrate have certain roughness. Using such fins having roughness may induce variations in characteristics between transistors due to their shapes or the like.
07/24/14
20140206194
new patent Method for manufacturing a semiconductor device
A method for manufacturing a semiconductor device includes forming an etch-target layer over a semiconductor substrate having a lower structure, forming a first mask pattern over the etch-target layer, forming a spacer material layer with a uniform thickness over the etch-target layer including the first mask pattern, forming a second mask pattern on an indented region of the space material layer, and etching the etch-target layer with the first mask pattern and the second mask pattern as an etch mask to form a fine pattern.. .
07/24/14
20140206191
new patent Etchant and etching process
A system and method for manufacturing semiconductor devices is provided. An embodiment comprises using an etchant to remove a portion of a substrate to form an opening with a 45° angle with a major surface of the substrate.
07/24/14
20140206190
new patent Silicide formation in high-aspect ratio structures
Embodiments of the present invention include methods of forming a silicide layer on a semiconductor substrate. In an exemplary embodiment, a metal layer may first be deposited above a semiconductor substrate using a chemical vapor deposition process with a metal amidinate precursor and then the semiconductor substrate may be annealed, causing the semiconductor substrate to react with the metal layer forming a metal-rich silicide layer on the semiconductor substrate.
07/24/14
20140206188
new patent Method of forming a metal silicide layer
A method for forming a metal silicide layer is disclosed. The method includes the steps of: forming a first metal layer with a thickness less than 10 nm on a silicon substrate; forming a second metal layer with a thickness more than 10 nm on the first metal layer; annealing the metal layers and the silicon substrate, so that a part of the second metal layer penetrates through the first metal layer, and both the part of the second metal layer penetrating through the first metal layer and a part of the first metal layer react with the silicon substrate to form the metal silicide layer, while the remaining part of the first and second metal layers form a third metal layer; and removing the third metal layer, so that the metal silicide layer can be formed in the semiconductor substrate..
07/24/14
20140206187
new patent Method for manufacturing semiconductor device
A method for manufacturing semiconductor device includes preparing a structure including a substrate, an insulating layer on the substrate and having a recess, a barrier film on the insulating layer, and a copper film on the barrier such that the copper film is filling the recess with the barrier between the insulating layer and copper film, removing the copper film down to interface with the barrier such that copper wiring is formed in the recess, etching the wiring such that surface of the wiring is recessed from surface of the insulating layer, and removing the barrier from the surface of the insulating layer such that the surface of the insulating layer is exposed. The etching includes positioning the structure removed down to the barrier in organic compound atmosphere having vacuum state, and irradiating oxygen gas cluster ion beam on the surface of the wiring to anisotropically etch the wiring..
07/24/14
20140206186
new patent Method of manufacturing a semiconductor device
A method of manufacturing a semiconductor device includes forming a plurality of conductive lines separated from one another in a first direction via a slender hole and extending in a second direction perpendicular to the first direction, forming a first insulation layer filling the slender hole between the plurality of conductive lines, forming a plurality of first isolated holes separated from one another between the plurality of conductive lines in the first direction and the second direction by patterning the first insulation layer, forming a liner layer in the first isolated holes, filling a second insulation layer having an etching selectivity with respect to the first insulation layer, in the first isolated holes on the liner layer and forming a plurality of second isolated holes between the conductive lines by removing the first insulation layer using the etching selectivity between the second insulation layer and the first insulation layer.. .
07/24/14
20140206183
new patent Semiconductor constructions, methods of forming transistor gates, and methods of forming nand cell units
Some embodiments include methods of forming charge storage transistor gates and standard fet gates in which common processing is utilized for fabrication of at least some portions of the different types of gates. Fet and charge storage transistor gate stacks may be formed.
07/24/14
20140206181
new patent Three dimensional fet devices having different device widths
A method of manufacturing a three dimensional fet device structure includes: providing a substrate having a semiconductor layer on an insulator layer; forming three dimensional fins in the semiconductor layer; applying a masking material to a first fin while exposing a second fin; applying a hydrogen atmosphere to the substrate and exposed second fin, the hydrogen atmosphere causing the exposed second fin to reflow and change shape; removing the masking material from the first fin; and forming a gate to wrap around each of the first and second fins. The first and second fins are formed having a device width such that the first fin having a first device width and a second fin having a second device width with the first device width being different than the second device width..
07/24/14
20140206179
new patent Method and system for junction termination in gan materials using conductivity modulation
A semiconductor structure includes a gan substrate having a first surface and a second surface opposing the first surface. The gan substrate is characterized by a first conductivity type and a first dopant concentration.
07/24/14
20140206178
new patent Method of laser separation of the epitaxial film or of the epitaxial film layer from the growth substrate of the epitaxial semiconductor structure (variations)
The present invention proposes variations of the laser separation method allowing separating homoepitaxial films from the substrates made from the same crystalline material as the epitaxial film this new method of laser separation is based on using the selective doping of the substrate and epitaxial film with fine donor and acceptor impurities. In selective doping, concentration of free carries in the epitaxial film and substrate may essentially differ and this can lead to strong difference between the light absorption factors in the infrared region near the residual beams region where free carriers and phonon-plasmon interaction of the optical phonons with free carriers make an essential contribution to infrared absorption of the optical phonons.
07/24/14
20140206175
new patent Methods of forming semiconductor structures including bodies of semiconductor material
Semiconductor structures that include bodies of a semiconductor material spaced apart from an underlying substrate. The bodies may be physically separated from the substrate by at least one of a dielectric material, an open volume and a conductive material.
07/24/14
20140206174
new patent Method of making semiconductor device
A method for fabricating a semiconductor device includes the following steps. First, a semiconductor substrate is provided, and a first region, a second region and a third region are defined thereon.
07/24/14
20140206173
new patent Method for processing semiconductors using a combination of electron beam and optical lithography
Forming an alignment mark on a semiconductor structure using an optical lithography to form a metal alignment mark on a substrate of the structure, using the formed metal alignment mark to form a first feature of a semiconductor device being formed on the substrate using optical lithography, and using the formed metal alignment mark to form a second, different feature for the semiconductor using electron beam lithography. In one embodiment, the first feature is an ohmic contact, the second feature is a schottky contact, the metal alignment mark is a refractory metal or a refractory metal compound having an atomic weight greater than 60 such as tan and the semiconductor device is a gan semiconductor device.
07/24/14
20140206169
new patent Methods of fabricating semiconductor device using nitridation of isolation layers
A method of forming a semiconductor device can include providing a plasma nitrided exposed top surface including an active region and an isolation region. The exposed top surface including the active region and the isolation region can be subjected to etching to form a deeper recess in the active region that in the isolation region and an unmerged epitaxial stress film can be grown in the deeper recess..
07/24/14
20140206167
new patent Contact structure of semiconductor device
A method of fabricating a semiconductor device comprises epitaxially-growing a strained material in a cavity of a substrate comprising a major surface and the cavity, the cavity being below the major surface. A lattice constant of the strained material is different from a lattice constant of the substrate.
07/24/14
20140206166
new patent Finfet device and method of manufacturing same
A semiconductor device and method for fabricating a semiconductor device is disclosed. An exemplary semiconductor device includes a substrate including a fin structure including one or more fins disposed on the substrate.
07/24/14
20140206165
new patent Self-aligned trench mosfet and method of manufacture
A trench metal-oxide-semiconductor field effect transistor (mosfet), in accordance with one embodiment, includes a drain region, a plurality of gate regions disposed above the drain region, a plurality of gate insulator regions each disposed about a periphery of a respective one of the plurality of gate regions, a plurality of source regions disposed in recessed mesas between the plurality of gate insulator regions, a plurality of body regions disposed in recessed mesas between the plurality of gate insulator regions and between the plurality of source regions and the drain region. The mosfet also includes a plurality of body contact regions disposed in the each body region adjacent the plurality of source regions, a plurality of source/body contact spacers disposed between the plurality of gate insulator regions above the recessed mesas, a source/body contact disposed above the source/body contact spacers, and a plurality of source/body contact, plugs disposed between the source/body contact spacers and coupling the source/body contact to the plurality of body contact regions and the plurality of source regions..
07/24/14
20140206164
new patent Chemical mechanical polish in the growth of semiconductor regions
A method includes performing a first planarization step to remove portions of a semiconductor region over isolation regions. The first planarization step has a first selectivity, with the first selectivity being a ratio of a first removal rate of the semiconductor region to a second removal rate of the isolation regions.
07/24/14
20140206163
new patent Electronic component, a semiconductor wafer and a method for producing an electronic component
An electronic component includes a semiconductor substrate defined by a generally planar first face, a generally planar second face and side faces extending between the generally planar second face and the generally planar first face. The semiconductor substrate has a curved contour between the generally planar second face and the side faces..
07/24/14
20140206161
new patent Method of fabricating a semiconductor device having a capping layer
A method of semiconductor device fabrication includes forming a first dummy gate structure in a first region of a semiconductor substrate and forming a second dummy gate structure in a second region of the semiconductor substrate. A protective layer (e.g., oxide and/or silicon nitride hard mask) is formed on the second dummy gate structure.
07/24/14
20140206160
new patent Method of forming a gated diode structure for eliminating rie damage from cap removal
A method of fabricating a semiconductor structure provided with a plurality of gated-diodes having a silicided anode (p-doped region) and cathode (n-doped region) and a high-k gate stack made of non-silicided gate material, the gated-diodes being adjacent to fets, each of which having a silicided source, a silicided drain and a silicided hik gate stack. The semiconductor structure eliminates a cap removal rie in a gate first high-k metal gate flow from the region of the gated-diode.
07/24/14
20140206159
new patent Method for manufacturing compound semiconductor device
A compound semiconductor device includes: a compound semiconductor multilayer structure; a gate insulating film on the compound semiconductor multilayer structure; and a gate electrode, wherein the gate electrode includes a gate base portion on the gate insulating film and a gate umbrella portion, and a surface of the gate umbrella portion includes a schottky contact with the compound semiconductor multilayer structure.. .
07/24/14
20140206158
new patent Method for manufacturing semiconductor device
A semiconductor device includes: a semiconductor layer disposed above a substrate; an insulating film formed by oxidizing a portion of the semiconductor layer; and an electrode disposed on the insulating film, wherein the insulating film includes gallium oxide, or gallium oxide and indium oxide.. .
07/24/14
20140206157
new patent Method of forming a semiconductor structure including a vertical nanowire
A method comprises providing a semiconductor structure comprising a substrate and a nanowire above the substrate. The nanowire comprises a first semiconductor material and extends in a vertical direction of the substrate.
07/24/14
20140206156
new patent Finfet device and method of manufacturing same
A semiconductor device and method for fabricating a semiconductor device is disclosed. An exemplary semiconductor device includes a substrate including a fin structure disposed over the substrate.
07/24/14
20140206155
new patent Semiconductor device and manufacturing method thereof
The reliability of a semiconductor device including a mosfet formed over an soi substrate is improved. A manufacturing method of the semiconductor device is simplified.
07/24/14
20140206154
new patent Semiconductor device comprising a passive component of capacitors and process for fabrication
A semiconductor device includes a wafer having a frontside and a backside. The wafer is formed from at least one integrated circuit chip having an electrical connection frontside co-planar with the wafer frontside and a backside co-planar with the wafer backside.
07/24/14
20140206152
new patent Single layer bga substrate process
The present disclosure provides semiconductor packaging techniques that form a substrate using metal and insulating materials. The substrate includes a first surface that is bonded to a semiconductor device and a second surface that is bonded to a printed circuit board.
07/24/14
20140206151
new patent Method for producing a semiconductor module arrangement
A method for producing a semiconductor module arrangement includes providing a semiconductor module and a printed circuit board. The semiconductor module has a circuit mount populated with a semiconductor chip, an adjustment device in a first relative position with respect to the circuit mount, and a plurality of electrical connections each of which has a free end.
07/24/14
20140206148
new patent Semiconductor-encapsulating adhesive, semiconductor-encapsulating film-form adhesive, method for producing semiconductor device, and semiconductor device
The present invention relates to a semiconductor-encapsulating adhesive, a semiconductor-encapsulating film-form adhesive, a method for producing a semiconductor device, and a semiconductor device. The present invention provides a semiconductor-encapsulating adhesive comprising (a) an epoxy resin, and (b) a compound formed of an organic acid reactive with an epoxy resin and a curing accelerator..
07/24/14
20140206147
new patent Stacked microelectronic assembly with tsvs formed in stages and carrier above chip
A microelectronic assembly is provided which includes a first element consisting essentially of at least one of semiconductor or inorganic dielectric material having a surface facing and attached to a major surface of a microelectronic element at which a plurality of conductive pads are exposed, the microelectronic element having active semiconductor devices therein. A first opening extends from an exposed surface of the first element towards the surface attached to the microelectronic element, and a second opening extends from the first opening to a first one of the conductive pads, wherein where the first and second openings meet, interior surfaces of the first and second openings extend at different angles relative to the major surface of the microelectronic element.
07/24/14
20140206146
new patent Fabrication method of semiconductor package having electrical connecting structures
A semiconductor package having electrical connecting structures includes: a conductive layer having a die pad and traces surrounding the die pad; a chip; bonding wires; an encapsulant with a plurality of cavities having a depth greater than the thickness of the die pad and traces for embedding the die pad and the traces therein, and the cavities exposing the die pad and the traces; a solder mask layer formed in the cavities and having a plurality of openings for exposing the trace ends and a portion of the die pad; and solder balls formed in the openings and electrically connected to the trace ends. Engaging the solder mask layer with the encapsulant enhances adhesion strength of the solder mask layer so as to prolong the moisture permeation path and enhance package reliability..
07/24/14
20140206145
new patent Interconnect structures for stacked dies, including penetrating structures for through-silicon vias, and associated systems and methods
Interconnect structures for stacked dies, including penetrating structures for through-silicon vias, and associated systems and methods are disclosed. A system in accordance with a particular embodiment includes a first semiconductor substrate having a first substrate material, and a penetrating structure carried by the first semiconductor substrate.
07/24/14
20140206144
new patent Semiconductor device and manufacturing method thereof
In one embodiment, a semiconductor device includes a first semiconductor chip and a second semiconductor chip stacked on the first semiconductor chip. The first and second semiconductor chips are electrically connected via first bump connection parts.
07/24/14
20140206141
new patent Methods and arrangements relating to semiconductor packages including multi-memory dies
Embodiments provide a method comprising providing a multi-memory die that comprises multiple individual memory dies. Each of the individual memory dies is defined as an individual memory die within a wafer of semiconductor material during production of memory dies.
07/24/14
20140206139
new patent Methods for fabricating a thin film transistor and an array substrate
The present invention provides methods for fabricating a thin film transistor and an array substrate, which are applicable in the field of display device fabrication, and solve the problem of performing patterning process too many times during the fabrications of a thin film transistor and an array substrate. The method for fabricating a thin film transistor comprises: forming a gate layer on a substrate; forming a gate insulation layer on the substrate; forming an oxide semiconductor layer and a barrier layer and on the substrate; and forming a source-drain layer on the substrate, wherein, the step of forming the oxide semiconductor layer and the barrier layer comprises: sequentially forming an oxide semiconductor film a the barrier film; and forming the oxide semiconductor layer from the oxide semiconductor film and the barrier layer from the barrier film by performing a patterning process once..
07/24/14
20140206133
new patent Method for manufacturing semiconductor device
To reduce defects in an oxide semiconductor film in a semiconductor device. To improve electrical characteristics of and reliability in the semiconductor device including an oxide semiconductor film.
07/24/14
20140206130
new patent Avalanche photodiodes and methods of fabricating the same
Provided are an avalanche photodiode and a method of fabricating the same. The method of fabricating the avalanche photodiode includes sequentially forming a compound semiconductor absorption layer, a compound semiconductor grading layer, a charge sheet layer, a compound semiconductor amplification layer, a selective wet etch layer, and a p-type conductive layer on an n-type substrate through a metal organic chemical vapor deposition process..
07/24/14
20140206126
new patent Methods of growing heteroepitaxial single crystal or large grained semiconductor films on glass substrates and devices thereon
A method is disclosed for making semiconductor films from a eutectic alloy comprising a metal and a semiconductor. Through heterogeneous nucleation said film is deposited at a deposition temperature on relatively inexpensive buffered substrates, such as glass.
07/24/14
20140206120
new patent Light emitting diode and method for fabricating the same
The disclosed light emitting diode includes a substrate provided, at a surface thereof, with protrusions, a buffer layer formed over the entirety of the surface of the substrate, a first semiconductor layer formed over the buffer layer, an active layer formed on a portion of the first semiconductor layer, a second semiconductor layer formed over the active layer, a first electrode pad formed on another portion of the first semiconductor layer, except for the portion where the active layer is formed, and a second electrode pad formed on the second semiconductor layer. Each protrusion has a side surface inclined from the surface of the substrate at a first angle, and another side surface inclined from the surface of the substrate at a second angle different from the first angle..
07/24/14
20140206116
new patent Semiconductor light emitting device and method of manufacturing the same
There are provided a semiconductor light emitting device and a method of manufacturing the same. A method of manufacturing a plurality of light emitting nanostructures of a semiconductor light emitting device includes: forming a plurality of first conductivity type semiconductor cores on a first type semiconductor seed layer, each first conductivity type semiconductor core formed through an opening in an insulating film; forming an active layer on each first conductivity type semiconductor core; forming, using a mask pattern, a second conductivity type semiconductor layer on each active layer to cover the active layer, to form a plurality of light emitting nanostructures; and forming an electrode on the plurality of light emitting nanostructures..
07/24/14
20140206115
new patent Optoelectronic semiconductor device and the manufacturing method thereof
The present application provides a method of manufacturing an optoelectronic semiconductor device, comprising the steps of: providing a substrate; forming an optoelectronic system on the substrate; forming a barrier layer on the optoelectronic system; forming an electrode on the barrier layer; and annealing the optoelectronic semiconductor device; wherein the optoelectronic semiconductor device has a first forward voltage before the annealing step and has a second forward voltage after the annealing step, and a difference between the second forward voltage and the first forward voltage is smaller than 0.2 volt.. .
07/24/14
20140206113
new patent Semiconductor test structures
A method performed using a resistive device, where the resistive device includes a substrate with an active region separated from a gate electrode by a dielectric and electrical contacts along a longest dimension of the gate electrode, the method comprising, performing one or more processes to form the resistive device, measuring a resistance between the electrical contacts, and correlating the measured resistance with a variation in one or more of the processes.. .
07/24/14
20140206111
new patent Semiconductor device manufacturing method
To improve the performance of a semiconductor device, a semiconductor device manufacturing method includes an exposing process of performing pattern exposure of a resist film formed on a substrate by using euv light reflected from a front surface of an euv mask as a reflective mask. In this exposing process, the resist film is subjected to pattern exposure by repeating a process of irradiating the resist film with the euv light by changing a focal position of the euv light with which the resist film is irradiated, along a film thickness direction of the resist film.
07/24/14
20140206110
new patent Etchant and etching process
A system and method of etching a semiconductor device are provided. Etching solution is sampled and analyzed by a monitoring unit to determine a concentration of components within the etching solution, such as an oxidant concentration.
07/24/14
20140206109
new patent Method of manufacturing and testing a chip package
A method of producing and testing a chip package is described. The chip package to be produced includes a semiconductor chip containing an integrated circuit and a reinforcing structure attached to the semiconductor chip.
07/24/14
20140206108
new patent Heat treatment apparatus and heat treatment method for heating substrate by irradiating substrate with flash of light
A flash heating part in a heat treatment apparatus includes 30 built-in flash lamps, and irradiates a semiconductor wafer held by a holder in a chamber with a flash of light. Thirty switching elements are provided in a one-to-one correspondence with the 30 flash lamps.
07/24/14
20140206107
new patent Semiconductor ferroelectric device, manufacturing method for the same, and electronic device
A manufacturing method for a semiconductor device, the method including forming a thin film transistor by forming a polysilicon thin film on an insulating substrate, forming a gate electrode via a gate insulating film, and forming source/drain regions and a channel region by ion implantation in the polysilicon thin film by using the gate electrode as a mask, forming an interconnection layer on an interlayer dielectric film covering this thin film transistor and forming a first contact to be connected to the thin film transistor through the interlayer dielectric film, forming a silicon hydronitride film on the interlayer dielectric film so as to cover the interconnection layer, forming a lower electrode on this silicon hydronitride film and forming a second contact to be connected to the interconnection layer through the silicon hydronitride film, and forming a ferroelectric layer on the lower electrode.. .
07/24/14
20140206105
new patent Transformer signal coupling for flip-chip integration
Methods for transformer signal coupling and impedance matching for flip-chip circuit assemblies are presented. In one embodiment, a method for providing an inductive coupling between dies may include fabricating a first inductor on a first die using a passive process, fabricating a second inductor on a second die using a semiconductor process, and assembling each die so the first and second inductor are configured as a transformer.
07/24/14
20140206096
new patent Stable indium-containing semiconductor nanocrystals
Nanocrystals having an indium-based core and methods for making them and using them to construct core-shell nanocrystals are described. These core-shell nanocrystals are highly stable and provide higher quantum yields than known nanocrystals of similar composition, and they provide special advantages for certain applications because of their small size..


Popular terms: [SEARCH]

Semiconductor topics: Semiconductor, Semiconductor Substrate, Semiconductor Device, Semiconductor Material, Electric Conversion, Conductive Layer, Molybdenum, Camera Module, Semiconductor Devices, Semiconductors, Integrated Circuit, Surfactant, Photoelectric Conversion, Electronic Device, Transparent Conductive Oxide

Follow us on Twitter
twitter icon@FreshPatents

###

This listing is a sample listing of patent applications related to Semiconductor for is only meant as a recent sample of applications filed, not a comprehensive history. There may be associated servicemarks and trademarks related to these patents. Please check with patent attorney if you need further assistance or plan to use for business purposes. This patent data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Semiconductor with additional patents listed. Browse our RSS directory or Search for other possible listings.
     SHARE
  
         


FreshNews promo



0.4579

6002

1 - 1 - 114