Images List Premium Download Classic

Reverse Engineering

Reverse Engineering-related patent applications - as published by the U.S. Patent and Trademark Office (USPTO).


loading
Semiconductor chip with anti-reverse engineering function
International Business Machines Corporation
September 14, 2017 - N°20170263574

A structure and a method. The structure includes a semiconductor substrate; a stack of wiring levels from a first wiring level to a last wiring level, the first wiring level closest to the semiconductor substrate and the last wiring level furthest from the semiconductor substrate, the stack of wiring levels including an intermediate wiring level between the first wiring level ...
Crm security core
Cryptomathic Ltd
August 24, 2017 - N°20170243203

A security core supports a networked banking app for a client application device communicating with a server, such as e. G. A smartphone. It provides a secure environment for the banking app to conduct registration, enrollment, and transaction workflows with corresponding back-end servers on the network. It includes defenses against static analysis, attempts at reverse engineering, and real-time transaction fraud. ...
Methods and apparatus for automatic detection and elimination of functional hardware trojans in ic designs
Cryptomathic Ltd
July 27, 2017 - N°20170213026

A method detects, locates, and masks a hardware trojan (ht) in an arithmetic circuit to improve circuit security. The method provides a first netlist and a second netlist of the arithmetic circuit, uses reverse engineering to extract 2-input xor sub circuits, xor trees, 1-bit adders, 1-bit adder graphs and arithmetic macros from the first netlist and the second netlist to ...
Reverse Engineering Patent Pack
Download + patent application PDFs
Reverse Engineering Patent Applications
Download + Reverse Engineering-related PDFs
For professional research & prior art discovery
inventor
  • + full patent PDF documents of Reverse Engineering-related inventions.
  • Exact USPTO filing data with full-text, images, drawings & claims.
  • Index pages: Table View and Image-Grid View layouts. All images in each PDF.
Method for fabrication of an integrated circuit rendering a reverse engineering of the integrated circuit ...
Stmicroelectronics (rousset) Sas
July 06, 2017 - N°20170194267

An integrated circuit includes a substrate with several functional blocks formed thereon. At least two identical functional blocks are respectively disposed at two or more different locations on the integrated circuit. Electrically inactive dummy modules in the neighborhoods and/or inside of the functional blocks are provided, wherein at least two different electrically inactive dummy modules are includes in the ...
Incrementally polymorphing code for enhanced resistance to reverse engineering
Cyber 2.0 (2015) Ltd
July 06, 2017 - N°20170193205

A computer-implemented method, computerized apparatus and computer program product for enhanced resistance to reverse engineering of code using incremental polymorphism. Incremental modifications to a software resource of a computer program are received from a server and used for updating the resource from a current to an updated state in each of the computer program instances at a plurality of devices, ...
Developing an item data model for an item
Wal-mart Stores, Inc.
June 22, 2017 - N°20170177725

The present invention extends to methods, systems, and computer program products for developing an item data model for an item. Aspects of the invention can automate the process of data collection of “facts” for “items” that information is needed about. Facts can be organized and normalized to eliminate redundant facts, and interpret ...
Reverse Engineering Patent Pack
Download + patent application PDFs
Reverse Engineering Patent Applications
Download + Reverse Engineering-related PDFs
For professional research & prior art discovery
inventor
  • + full patent PDF documents of Reverse Engineering-related inventions.
  • Exact USPTO filing data with full-text, images, drawings & claims.
  • Index pages: Table View and Image-Grid View layouts. All images in each PDF.
Semiconductor device having features to prevent reverse engineering
Verisiti, Inc.
April 27, 2017 - N°20170117234

An electronic device includes: a base layer; a first layer located at least partially over the base layer; a second layer located at least partially over the first layer; a first metal layer located at least partially over the second layer, wherein one or more signal outputs of the electronic device are formed in the first metal layer; and a ...
System and method for ip fingerprinting and ip dna analysis
Ipextreme, Inc.
April 13, 2017 - N°20170103079

Embodiments disclosed include computer implemented systems and methods comprising multiple computer programs that when used together as part of the system enable the detection of one set of computer files within another set of files without having direct access to the files themselves. A computer program generated unique fingerprint for each set of files that is a condensed representation of ...
Semiconductor device having features to prevent reverse engineering
Verisiti, Inc.
March 30, 2017 - N°20170092599

It is desirable to design and manufacture electronic chips that are resistant to modern reverse engineering techniques. Disclosed is a method and device that allows for the design of chips that are difficult to reverse engineer using modern teardown techniques. The disclosed device uses devices having the same geometry but different voltage levels to create different logic devices. Alternatively, the ...
Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and ...
Syphermedia International, Inc.
March 30, 2017 - N°20170091368

A method and apparatus for camouflaging an application specific integrated circuit (asic), wherein the asic comprises a plurality of interconnected functional logic is disclosed. The method adds functionally inert elements to the logical description or provides alternative definitions of standard logical cells to make it difficult for reverse engineering programs to be used to discover the circuit's function. Additionally, post ...
Semiconductor chip with anti-reverse engineering function
International Business Machines Corporation
March 23, 2017 - N°20170084552

A structure and a method. The structure includes a semiconductor substrate; a stack of wiring levels from a first wiring level to a last wiring level, the first wiring level closest to the semiconductor substrate and the last wiring level furthest from the semiconductor substrate, the stack of wiring levels including an intermediate wiring level between the first wiring level ...
Semiconductor device having features to prevent reverse engineering
Verisiti, Inc.
March 02, 2017 - N°20170062425

It is desirable to design and manufacture electronic chips that are resistant to modern reverse engineering techniques. Disclosed is a method and device that allows for the design of chips that are difficult to reverse engineer using modern teardown techniques. The disclosed device uses devices having the same geometry but different voltage levels to create different logic devices. Alternatively, the ...
Anti-reverse engineering unified process
Tectonic Labs, Llc
March 02, 2017 - N°20170061106

Computer-implemented systems, methods, and computer-readable media for generating and executing anti-reverse engineering software include receiving at least one of a set of input instructions and a set of input values; creating a deterministic environment; executing one or more functions corresponding to at least one of the set of input instructions and the set of input values while simultaneously generating a ...
Reverse Engineering Patent Pack
Download + patent application PDFs
Reverse Engineering Patent Applications
Download + Reverse Engineering-related PDFs
For professional research & prior art discovery
inventor
  • + full patent PDF documents of Reverse Engineering-related inventions.
  • Exact USPTO filing data with full-text, images, drawings & claims.
  • Index pages: Table View and Image-Grid View layouts. All images in each PDF.
Systems and methods for authentication based on physically unclonable functions
Maxim Integrated Products, Inc.
January 05, 2017 - N°20170005811

Presented are systems, devices, and methods for reliably authenticating asymmetric cryptography-based ics based on physically unclonable functions (pufs) that are immune to reverse engineering. Various embodiments of the invention enhance the level of security in ic architectures without the need to connect to a remote certification authority, thereby, eliminating shortfalls associated with online authentication. Certain embodiments accomplish this by using ...
Code obfuscation device using indistinguishable identifier conversion and method thereof
Soongsil University Research Consortium Techno-park
December 22, 2016 - N°20160371473

A code obfuscation device and a method of obfuscating a code of an application program file are disclosed. The code obfuscation device includes an extraction circuit uncompressing an application program file to extract a dalvik executable file, a code analysis circuit analyzing a bytecode of the dalvik executable file, a control circuit determining an obfuscation character and a number and ...
Apparatus and method for managing unity file in a mobile platform
Seworks, Inc.
November 17, 2016 - N°20160335422

The present invention relates to managing a unity file in a mobile platform in order to forestall a unity library executable in a mobile platform from being analyzed by reverse engineering and decompiling and provides an apparatus for managing a unity file in a mobile platform comprising a file extracting section that extracts a unity library file from a unity ...
Exploiting the scan test interface for reverse engineering of a vlsi device
Technion Research & Development Foundation Limited
November 10, 2016 - N°20160328509

A computerized method of creating a circuit logic model of a vlsi device, comprising mapping a plurality of logic function patterns of one or more circuits of a vlsi device through a plurality of probe iterations and generating a circuit logic model of the circuit(s) by reconstructing a logical function of a combinatorial logic of the circuit(s) based ...
Automated identification and reverse engineering of malware
Los Alamos National Security, Llc
October 20, 2016 - N°20160306971

An automated malware identification and reverse engineering tool is provided. Subroutine categories may be learned by machine learning. A program may then be reverse-engineered and classified, and subroutines that are potentially indicative of malware may be identified. These subroutines may be reviewed by a reverse engineer to determine whether the program is malware in a more directed and efficient manner.
System, method and computer-accessible medium for security-centric electronic system design
New York University
October 20, 2016 - N°20160306902

An exemplary system, method and computer-accessible medium can be provided which can include, for example, generating a super control dataflow graph(s) (cdfg) by applying a plurality of electronic system level esl design constraints associated with an integrated circuit, determining an upper bound(s) number and a lower bound(s) number based on a number of cdfgs in the super ...
Multi-tiered tamper-resistant assembly system and method
Sensors Unlimited, Inc.
September 08, 2016 - N°20160261812

A multi-tiered approach to combating reverse engineering of electronics is disclosed herein. The encapsulant utilized with the optical sensor may be selected based on being substantially being opaque to x-ray inspection. In this way, visible public inspection to gain competitive intelligence may be reduced and operation of the electronics may remain unaffected. Additionally, a thin filament of wire embedded just ...
User terminal and method for protecting core codes of applications using the same
Soongsil University Research Consortium Techno-park
August 18, 2016 - N°20160239669

A user terminal includes a communication circuit, an encryption-decryption circuit, and an execution circuit. The communication circuit receives a core code file of an application from a peripheral device, which stores the core code file of the application, when certifying a core code of the application. The encryption-decryption circuit encrypts the core code file and transmits the encrypted core code ...
Loading