Popular terms

Follow us on Twitter
twitter icon@FreshPatents

Web & Computing
Cloud Computing
Ecommerce
Search patents
Smartphone patents
Social Media patents
Video patents
Website patents
Web Server
Android patents
Copyright patents
Database patents
Programming patents
Wearable Computing
Webcam patents

Web Companies
Apple patents
Google patents
Adobe patents
Ebay patents
Oracle patents
Yahoo patents

[SEARCH]

Mute patents



      

This page is updated frequently with new Mute-related patent applications.




Date/App# patent app List of recent Mute-related patents
05/19/16
20160142804 
 Microphone patent thumbnailMicrophone
Provided is, in a microphone configured such that a microphone head including a microphone unit is attachably/detachably mounted to a microphone main body, a microphone which enables easy attachment/detachment of the microphone head, and which can perform a mute operation not only after removal of the microphone head but also in attachment/detachment of the microphone head. The microphone includes a mute circuit provided to a side of the microphone main body, and driven by an input of a mute command signal, a first mute control circuit provided to aside of the microphone head, and including a switch that switches disconnection/conduction of a wire, and a second mute control circuit provided to the side of the microphone main body, and electrically connected with the first mute control circuit and generates the mute command signal, in a state where the microphone head is coupled, and in attachment/detachment of the microphone head..
Kabushiki Kaisha Audio-technica


03/24/16
20160087661 
 Radio receiver patent thumbnailRadio receiver
An am/fm radio receiver includes an am/fm demodulation circuit that is configured to demodulate a signal that is received; a mute circuit that is configured to perform, on the signal demodulated by the demodulation unit, a mute process with a characteristic corresponding to an electric field strength of the signal that is received; a volume balance optimizing circuit configured to control a volume level of the signal after the mute process to be constant when the volume level of the signal is within a predetermined range; and a low-input attenuation circuit configured to receive an input signal of which the volume level has been controlled by the volume balance optimizing circuit and to attenuate the input signal when the volume level is lower than a predetermined level.. .
Alpine Electronics, Inc.


12/31/15
20150381728 
 Systems and methods for performing memory management in a distributed environment patent thumbnailSystems and methods for performing memory management in a distributed environment
Systems and methods for performing memory management among a plurality of devices in a network are described. In one implementation, the method for performing memory management comprises obtaining memory requirements for execution of an application.
Wipro Limited


09/17/15
20150261781 
 Maintaining concurrency and consistency of globally unique identifiers patent thumbnailMaintaining concurrency and consistency of globally unique identifiers
Systems, methods, and computer-readable storage media for ensuring data consistency and concurrency for globally unique identifiers (guids) and associated content items via locking. A content management system configured to practice the method can receive, from a client device, a request to perform a content item operation in a storage environment that affects a guid.
Dropbox, Inc.


07/23/15
20150205646 
 Context aware synchronization patent thumbnailContext aware synchronization
Examples are disclosed for context aware synchronization. A mutual exclusion (mutex) lock object or monitor may be created to enable threads to acquire a lock to access a shared data structure when executing a critical section of code.
Netapp, Inc.


05/21/15
20150143089 
 System performance enhancement with smi on multi-core systems patent thumbnailSystem performance enhancement with smi on multi-core systems
Mechanisms for providing enhanced system performance and reliability on multi-core computing devices are discussed. Embodiments use modified hardware and/or software so that when a system management interrupt (smi#) is generated, only a single targeted cpu core enters system management mode (smm) in response to the smi while the remaining cpu cores continue operating in normal mode.
Insyde Software Corp.


12/11/14
20140366036 
 Class-based mutex patent thumbnailClass-based mutex
When different types of shared resources need mutex protection, the shared resources can be organized into classes. Each class of shared resources can have multiple types of resources.

07/03/14
20140189051 
 Maintaining concurrency and consistency of globally unique identifiers patent thumbnailMaintaining concurrency and consistency of globally unique identifiers
Systems, methods, and computer-readable storage media for ensuring data consistency and concurrency for globally unique identifiers (guids) and associated content items via locking. A content management system configured to practice the method can receive, from a client device, a request to perform a content item operation in a storage environment that affects a guid.

05/22/14
20140143888 
 Method and system for software licensing under machine virtualization patent thumbnailMethod and system for software licensing under machine virtualization
A method and system implementing software licensing management under machine virtualization are disclosed. According to one embodiment, a system comprises a virtual platform running on a physical machine; a binding agent running on a host operating system of the virtual platform; a license enforcement module running on a virtual machine instance of the virtual platform.

05/22/14
20140143368 
 Distributed symmetric multiprocessing computing architecture patent thumbnailDistributed symmetric multiprocessing computing architecture
Example embodiments of the present invention includes systems and methods for implementing a scalable symmetric multiprocessing (shared memory) computer architecture using a network of homogeneous multi-core servers. The level of processor and memory performance achieved is suitable for running applications that currently require cache coherent shared memory mainframes and supercomputers.

01/02/14
20140007133 

System and method to provide single thread access to a specific memory region


Processing logic and a method to provide single thread access to a specific memory region without suspending processing activity for all other cores and/or threads within or in association with a processor, computer system, or other processing apparatus. Single thread access may be provided through implementation of microcode which may control thread access to model specific registers (“msrs”) within a processor.

11/14/13
20130305259 

Hardware control method and apparatus


A hardware control method for multitasking drivers under a user mode is provided. The control method includes steps of: receiving a request for access to a hardware device from a current process under the user mode; determining whether the current process has obtained a mutual exclusion (mutex) of the hardware device; if affirmative, determining whether an identification of the current process and an identification of a previous process accessed the hardware device are the same; if negative, performing a context switch on the current process and the previous process accessed the hardware device to allow the current process to access the hardware device.

09/12/13
20130236030 

Mute drive circuit


A mute drive circuit includes a micro-controller including an i/o port; a mute circuit; and an npn transistor. When an electronic device using the mute circuit is plugged into an ac power source, the i/o port is set to the logic low, the mute circuit performs the mute mode.

09/12/13
20130236025 

Earphone jack drive circuit


An earphone jack drive circuit applied in an electronic device is provided. The earphone jack drive circuit includes a mute circuit; a micro-controller including a detect pin and a control pin; a delay switch circuit including a resistance, a capacitance, an npn transistor and a first current-limiting resistance.

02/28/13
20130055284 

Managing shared computer resources


Various systems, processes, and products may be used to manage shared computer resources. In particular implementations, managing shared computer resources may include the ability to execute a first process on a first central processing unit and execute a second process on a second central processing units, wherein the first process and the second process are operable to access a first resource, and to determine at a mutex controller which of the first process and the second process is allowed to access the first resource at a given time..

02/14/13
20130042248 

System and supporting parallel threads in a multiprocessor environment


A method and system for supporting parallel processing of threads includes receiving a read request for a container from one or more read threads. Next, parallel read access to the container for each read thread may be controlled with a manager module that is coupled to the container.

02/14/13
20130042039 

Deadlock prevention


Methods, systems, and computer-readable media with executable instructions stored thereon for preventing deadlocks are provided. An inter-device mutex (idm) can be locked for a first client.

01/31/13
20130027410 

Cpu/gpu synchronization mechanism


A thread on one processor may be used to enable another processor to lock or release a mutex. For example, a central processing unit thread may be used by a graphics processing unit to secure a mutex for a shared memory..

01/03/13
20130002357 

Providing automatic power control for a power amplifier


A power control circuit is coupled to receive a feedback signal from a power amplifier (pa) and generate a control signal to control a variable gain amplifier (vga) coupled to an input to the pa based on the feedback signal. The power control circuit may include, in one embodiment, a mute circuit to generate a mute signal to be provided to the vga when the control signal is less than a first level and a clamp circuit to clamp a control voltage used to generate the control signal from exceeding a threshold level..





Follow us on Twitter
twitter icon@FreshPatents

###

This listing is a sample listing of patent applications related to Mute for is only meant as a recent sample of applications filed, not a comprehensive history. There may be associated servicemarks and trademarks related to these patents. Please check with patent attorney if you need further assistance or plan to use for business purposes. This patent data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Mute with additional patents listed. Browse our RSS directory or Search for other possible listings.


0.2402

811

2 - 1 - 19