Popular terms

[SEARCH]

Jitter topics
Duty Cycle Correction
Differential Amplifier
Duty Cycle
Frequency Detector
Photosensitive Drum
Simulation
Cell Phone
Data Packet
Mean Opinion Score
Network Communication
Signal Processing
Sequencing
Transmitter
Asynchronous
High Performance Serial Bus

Follow us on Twitter
twitter icon@FreshPatents

Web & Computing
Cloud Computing
Ecommerce
Search patents
Smartphone patents
Social Media patents
Video patents
Website patents
Web Server
Android patents
Copyright patents
Database patents
Programming patents
Wearable Computing
Webcam patents

Web Companies
Apple patents
Google patents
Adobe patents
Ebay patents
Oracle patents
Yahoo patents

[SEARCH]

Jitter patents



      
           
This page is updated frequently with new Jitter-related patent applications. Subscribe to the Jitter RSS feed to automatically get the update: related Jitter RSS feeds. RSS updates for this page: Jitter RSS RSS


Light scanning apparatus and image forming apparatus having the same

Canon

Light scanning apparatus and image forming apparatus having the same

System and method for detecting an aircraft jitter

Air China Limited

System and method for detecting an aircraft jitter

System and method for detecting an aircraft jitter

Starkey Laboratories

Method and apparatus for rendering audio in wireless hearing instruments


Date/App# patent app List of recent Jitter-related patents
07/23/15
20150206278 
 Content aware video resizing patent thumbnailContent aware video resizing
In accordance with some embodiments, jitter accompanying video resizing, can be reduced or even eliminated by analyzing the content that is to be depicted and resizing based on the nature of the content being depicted. As a result, dominant objects in one frame can be handled in a way that reduces or eliminates video jitter or sliding..
Intel Corporation


07/23/15
20150205097 
 Light scanning apparatus and image forming apparatus having the same patent thumbnailLight scanning apparatus and image forming apparatus having the same
There is provided a light scanning apparatus that is free from main scanning jitter and allows size reduction of a deflector. The light scanning apparatus has a plurality of light sources, a deflector that deflects a plurality of light fluxes emitted from a plurality of light sources to scan a plurality of scanned surfaces along a main scanning direction, and a first stop arranged between the plurality of light sources and the deflector and provided with an aperture that regulates the width of the plurality of light fluxes with respect to the main scanning direction.
Canon Kabushiki Kaisha


07/23/15
20150203211 
 System and  detecting an aircraft jitter patent thumbnailSystem and detecting an aircraft jitter
The present invention relates to a system and method for detecting an aircraft jitter. The aircraft jitter detection system comprises: a jitter detection apparatus, which detects accelerations of pitch and yaw of the aircraft; a data acquisition apparatus, which obtains accelerations in two directions detected by the jitter detection apparatus; and a jitter determination apparatus, which extracts frequency spectrum and energy information of the jitter according to the accelerations in two directions obtained by the data acquisition apparatus, and determines whether the aircraft jitters..
Air China Limited


07/16/15
20150201289 
 Method and  rendering audio in wireless hearing instruments patent thumbnailMethod and rendering audio in wireless hearing instruments
An audio system such as a hearing assistance system includes an audio source device wirelessly communicating with one or more audio sink (destination) devices. The audio source and sink devices each include a sample clock for processing audio signal that is digitized and wirelessly transmitted.
Starkey Laboratories, Inc.


07/09/15
20150195124 
 Method for error diagnosis of can communication patent thumbnailMethod for error diagnosis of can communication
In a method for error diagnosis of can communication, the rolling counter values stored in the main electronic and sub-electronic control devices are compared with each other. When a rolling counter difference value lies within the predetermined error diagnosis reservation range, the determination on the error diagnosis for the corresponding can communication is reserved.
Continental Automotive Gmbh


07/02/15
20150189659 
 Method and a device for low intrusive fast estimation of the bandwidth available between two ip nodes patent thumbnailMethod and a device for low intrusive fast estimation of the bandwidth available between two ip nodes
A method and a device are provided for estimating the bandwidth available at the level of the ip layer for a stream between a source node and a destination node connected by a path made up of one or more links. The stream is transported by a heterogeneous telecommunications network that may include at least one radio segment over a portion of the path.
Orange


07/02/15
20150189182 
 Method and  reducing jitters of video frames patent thumbnailMethod and reducing jitters of video frames
A method for reducing the jitters of video frames is provided, which includes the steps of dividing a frame into multiple blocks, selecting at least one block according to a variance of each block, determining a global motion vector of the frame in a direction according to the selected block(s), and performing motion compensation on the frame in the direction according to the global motion vector.. .
Faraday Technology Corp.


07/02/15
20150188732 
 Equalization for high speed input/output (i/o) link patent thumbnailEqualization for high speed input/output (i/o) link
Described are systems and apparatuses to mitigate the timing margin loss caused by inter-symbol interference (isi) in high speed input/output (i/o) interfaces. Data dependent jitter (ddj) compensation techniques that may be utilized in the transmission or receiving circuitry of the i/o interface, including capturing bit data values of a data signal prior to an identified data transition, and delaying/advancing the transmission/reception the data signal or a corresponding clock signal based on these bit data values..

07/02/15
20150188551 
 Clock recovery using quantized phase error samples using jitter frequency-dependent quantization thresholds and loop gains patent thumbnailClock recovery using quantized phase error samples using jitter frequency-dependent quantization thresholds and loop gains
A clock and data recovery device includes a phase detector, a quantizer, and a loop filter. The phase detector produces a phase error samples at an output representing a phase difference between a phase-adjusted clock and an input data signal.
Lsi Corporation


06/25/15
20150180799 
 Hierarchical/lossless packet preemption to reduce latency jitter in flow-controlled packet-based networks patent thumbnailHierarchical/lossless packet preemption to reduce latency jitter in flow-controlled packet-based networks
Methods, apparatus, and systems for implementing hierarchical and lossless packet preemption and interleaving to reduce latency jitter in flow-controller packet-based networks. Fabric packets are divided into a plurality of data units, with data units for different fabric packets buffered in separate buffers.

06/25/15
20150180644 

Clock and data recovery circuit


A clock and data recovery (cdr) circuit employing zero-crossing linearizing (zcl) technique. The circuit including a voltage controlled oscillator (vco), an inject-locked divider (ild), a variable delay unit, a linearized loop, a bang-bang loop, and a loop filter (lp).
Fudan University


06/25/15
20150180592 

Distortion measurement for limiting jitter in pam transmitters


Methods and test equipment for measuring jitter in a pulse amplitude modulated (pam) transmitter. Under one procedure, a first two-level pam signal test pattern is used to measure clock-related jitter separated into random and deterministic components, while a second two-level pam signal test pattern is used to measure oven-odd jitter (eoj).
Intel Corporation


06/25/15
20150177304 

Efficient power supply noise measurement based on timing uncertainty


A power supply noise measurement device for inclusion with an integrated circuit, the integrated circuit having a functional block, the noise measurement device comprising: a signal generator configured to provide a clock signal to the functional block, an antenna comprising a transistor, and being located proximate to the functional block, the antenna being configured to receive the clock signal from the signal generator, and a jitter estimator configured to provide a measure of the relative jitter between a signal output from the antenna and a reference clock signal, wherein the transistor of the antenna receives electrical power from the same power source that delivers power to the functional block.. .
St-ericsson Sa


06/18/15
20150172197 

Jitter buffer emulation for rtp streams in passive network monitoring systems


A method for emulating a jitter buffer by a telecommunications network monitoring probe includes determining an rtp timestamp for each of the plurality of received rtp packets. An actual time of arrival is determined for each of the plurality of rtp packets.
Tektronix, Inc.


06/18/15
20150172154 

Minimizing symmetrical latency impact by jitter buffer for tdm ces


A method and system are provided for allowing time-alignment of teleprotection measurements of power signals. Teleprotection observations are communicated between teleprotection ends through a packet switched network.
Alcatel-lucent Canada Inc.


06/18/15
20150171901 

Techniques for reduced jitter in digital isolators


An apparatus for communicating using an isolation channel includes a transmitter circuit having a first terminal configured to communicate a first signal. The first signal oscillates in response to a data signal having a first signal level and is constant in response to the data signal having a second signal level.
Silicon Laboratories Inc.


06/18/15
20150171839 

Apparatus for reducing periodic jitter in a ring oscillator


Described is an apparatus which comprises: a first power supply node to provide power supply current; a ring oscillator, coupled to the first power supply node, to generate an oscillating output according to change in the power supply current provided to the ring oscillator; and a second power supply node; a circuit, coupled to the second power supply node, to replicate time-average (e.g., dc) behavior of the ring oscillator; and a feedback mechanism having inputs coupled to the first and second power supply nodes, and an output to control current in the circuit.. .

06/18/15
20150170357 

Image synchronization of scanning wafer inspection system


An inspection system comprises a beam generator module for deflecting spots across scan portions of a specimen. The system also includes detection channels for sensing light emanating from a specimen in response to an incident beam directed towards such specimen and generating a detected image for each scan portion.
Kla-tencor Corporation


06/18/15
20150168914 

Increasing an area from which reconstruction from a computer generated hologram may be viewed


A method of enlarging an observation window from which the reconstruction from a computer generated hologram (cgh) may be viewed, including reproducing a cgh, and shifting a location of an exit pupil or observation window of an optical system reproducing the cgh. A method of increasing a viewing angle from which the reconstruction from a computer generated hologram (cgh) may be seen, including producing a plurality of instances of a cgh, projecting each one of the instances in a different direction so that a first exit pupil of a first instance is close to a second exit pupil of a second instance.
Real View Imaging Ltd.


05/28/15
20150146834 

Low latency digital jitter termination for repeater circuits


A circuit for reducing jitter in a digital signal is provided, comprising a clock and data recovery stage operative to receive an input data signal and generate in response thereto a recovered data signal, a recovered clock signal, and an unfiltered interpolator code; a filter stage operative to receive the unfiltered interpolator code and generate in response thereto a filtered clock signal; and a memory component operative to receive the recovered data signal, the recovered clock signal, and the filtered clock signal; sample the recovered data signal using the recovered clock signal; store the resulting sampled bits; and generate an output data signal by selecting stored bits using the filtered clock signal.. .
Semtech Canada Corporation


05/21/15
20150141033 

Multi-tier quality of service wireless communications networks


The present disclosure pertains to improved communication quality of service (qos) in communication networks. Higher service tiers may guarantee that a specific vocoder or bit rate is used.
Privilege Wireless Llc


05/21/15
20150138838 

Method and offline switch mode power supply with dithered switching frequency


A circuit for use in a switched mode power supply comprising includes an integrated circuit, a transformer, a capacitor, a low voltage circuit and a current limiting resistor. The ic jitters the switching frequency of the switch based on a bias voltage of the integrated circuit.
Landis+gyr, Inc.


05/21/15
20150138379 

Video stabilisation with deblurring


Methods of processing a frame in a video sequence of digital images are described, the methods comprising: determining a global motion vector for the frame relative to a previous frame in the sequence; deriving a jitter function from the global motion vector, the jitter function comprising an estimate of undesired motion of the frame relative to the previous frame; determining whether the frame is blurred above a first predetermined threshold; and if so, stabilising the frame using the jitter function and applying a deblur function to the frame.. .
St-ericsson Sa


05/14/15
20150130523 

Frequency jitter circuit and method


An oscillator generates a clock signal according to a voltage, a current and a capacitance, and a frequency jitter circuit and method use a random number to modulate the voltage, the current or the capacitance, or a count value to modulate the capacitance, to jitter the frequency of the clock signal.. .

05/07/15
20150124861 

Internal jitter tolerance tester with an internal jitter generator


The internal accumulated jitter generator may include a prbs generator, a digital loop filter, an accumulator, and a gain controller. The accumulated jitter generator also may be replaced with the internal sinusoid jitter generator.

05/07/15
20150124061 

Method and 2d/3d switchable displaying


A method for 2d/3d switchable displaying includes: real-time detecting a 3d display area; when a change of the 3d display area is detected, calculating a gradient coefficient based on a number of frame of change and a rate of the change of the 3d display area; adjusting a 3d image area and a 3d grating area based on the calculated gradient coefficient; and performing a stereoscopic display by the adjusted 3d image area and the adjusted 3d grating area. When the 3d display area starts a change and ends the change, the 3d display area gradually is switched to be 2d display and switched to be 3d display respectively, so that a gradient visual effect is achieved, and the problems of viewing image jitter and 3d effect mistake caused by pixel arrangement and hardware control in the 3d display area being not synchronized can be avoided..
Superd Co. Ltd


04/23/15
20150110233 

Jitter mitigating phase locked loop circuit


Systems and methods for efficient jitter mitigation or removal from a gapped signal. A phase mitigation module is employed to generate discrete correction values for modifying phase error signals detected between a gapped signal and a feedback signal of the pll.
Applied Micro Circuits Corporation


04/23/15
20150110135 

Jitter buffer


Methods, transmitter, receiver and computer program product for transmitting or receiving data of a real-time communication event, the data being transmitted from the transmitter to a jitter buffer of the receiver. At least one processing parameter describing how data is to be processed for transmission from the transmitter to the jitter buffer in the real-time communication event is determined at the transmitter.
Microsoft Corporation


04/23/15
20150110134 

Adapting a jitter buffer


A receiver receives a first data stream and a second data stream from a transmitting device over a packet-based communication network, the first data stream being of a first media type (e.g. Audio) and the second data stream being of a second media type (e.g.
Microsoft Corporation


04/23/15
20150109038 

System clock jitter correction


A system and method are provided for frequency multiplication jitter correction. The method accepts an analog reference signal having a first frequency, and using the analog reference signal, derives a system clock signal having a second frequency, greater than the first frequency.
Iq-analog Corporation


04/23/15
20150109037 

On die jitter tolerance test


A system and method are disclosed for performing on die jitter tolerance testing. A set of clocks are generated based on an input signal.
Parade Technologies, Inc.


04/16/15
20150103961 

Digital frequency band detector for clock and data recovery


A frequency band estimator for use in a data receiver or the like to enhance sinusoidal jitter tolerance by the clock and data recovery device (cdr) in the receiver. The detector uses two moving-average filters of different tap lengths that receive a gain-controlled signal from within the cdr.
Lsi Corporation


04/16/15
20150102799 

Jitter determination of noisy electrical signals


A jitter analysis system includes an electronic circuit having a noisy electrical signal with jitter along a baseline of the signal. The jitter analysis system also includes a sampling unit coupled to the noisy electrical signal that provides waveform samples of the noisy electrical timing signal and a jitter detection unit coupled to the sampling unit that provides baseline crossings of the noisy electrical signal, wherein the baseline crossings are determined from a selection of the waveform samples proximate the baseline of the signal.
Nvidia Corporation


04/09/15
20150097972 

Mechanism for facilitating dynamic phase detection with high jitter tolerance for images of media streams


A mechanism for facilitating dynamic phase detection with high jitter tolerance for images of media streams is described. In one embodiment, a method includes calculating stability optimization of an image of a media stream based on a plurality of pixels of two or more consecutive frames relating to a plurality of phases of the image, calculating sharpness optimization of the image, and selecting a best phase of the plurality of phases based on the stability and sharpness optimization of the image.
Silicon Image, Inc.


04/02/15
20150095509 

Adaptive buffers for media players


A system and method relate to determining am initial buffer size associated with a buffer and modifying the initial buffer size when jitter is detected. The initial buffer size may be determined and modified based on a maximum initial buffer size, and the maximum initial buffer size may be determined based on delays associated with storing data to the buffer.
Verizon Patent And Licensing Inc.


04/02/15
20150093158 

Image forming apparatus


An image forming apparatus suppressing jitter from occurring includes an image carrier, and a developer carrier supplying a developer to the image carrier, wherein the developer carrier includes an elastic layer having a thickness of 2.5 mm or less and having an md-1 hardness of 40 degrees or more.. .
Oki Data Corporation


04/02/15
20150092828 

Apparatus, system, and improving equalization with a software equalization algorithm


A system and method consistent with the present disclosure includes determining a jitter tolerance of a particular lane of a communication link corresponding to each of a plurality of equalization coefficients. Further, determining a particular equalization coefficient of the plurality of equalization coefficients that provides a maximum jitter tolerance.

04/02/15
20150092585 

Adjusting a jitter buffer based on inter arrival jitter


This disclosure relates to adjusting a jitter buffer at a wireless device based on inter-arrival-jitter (iaj). In one embodiment, an iaj value may be calculated for each of multiple received packets.
Apple Inc.


03/19/15
20150078495 

Clock and data recovery having shared clock generator


This disclosure provides a clock recovery circuit for a multi-lane communication system. Local clocks are recovered from the input signals using respective local cdr circuits, and associated cdr error signals are aggregated or otherwise combined.
Rambus Inc.


03/19/15
20150077323 

Dynamic object tracking for user interfaces


Systems and approaches provide for user interfaces (uis) that are based on object tracking. For example, the object may be a user's head or face.
Amazon Technologies, Inc.


03/05/15
20150063632 

Systems, devices and methods for tracking objects on a display


Systems, devices and methods for improved tracking with an electronic device are disclosed. The disclosures employ advanced exposure compensation and/or stabilization techniques.
Qualcomm Incorporated


03/05/15
20150063376 

Data processing


In a telecommunications network including at least a user device and a network node separated by at least a packet-switched part of the telecommunications network, the user device including a primary jitter buffer having a constant packet play-out rate, the network node including a secondary jitter buffer, incoming packets destined for the user device are received and passed through the secondary jitter buffer of the network node downstream towards the primary jitter buffer of the user device. The departure times of packets passing through the secondary jitter buffer of the network node downstream towards the primary jitter buffer of the user device are monitored.
Metaswitch Networks Ltd


03/05/15
20150063347 

Systems and methods of improving the quality of voip communications


Methods of addressing problems in a voice over internet protocol (voip) telephony system include collecting data on network events, analyzing the data, and taking corrective action when possible. If an ip telephony device is registering with the voip telephony system more frequently than necessary, which can indicate the ip telephony device is unnecessarily jumping between proxy services, the ip telephony device is instructed to re-initialize itself.
Vonage Network, Llc


03/05/15
20150061787 

Method and suppressing a deterministic clock jitter


A method for generating an output clock comprising: detecting a timing difference between a first input clock and a second input clock to generate a phase error signal; generating a masked phase error signal by masking the phase error signal based on a deterministic jitter indicator signal; generating an oscillator control signal by filtering the masked phase error signal; and generating the output clock in accordance with the oscillator control signal.. .
Realtek Semiconductor Corp.


03/05/15
20150061786 

Crystal oscillator circuit having low power consumption, low jitter and wide operating range


A crystal oscillator circuit includes: a crystal resonator circuit, generating an oscillation signal; an inverting amplification circuit, whose first amplifier input end is coupled to receive the oscillation signal, in which an inverting amplifier outputs an inverting amplified output signal; a bias circuit, having a bias circuit input end and a bias circuit output end, in which the bias circuit output end generates a bias circuit output signal controlled by the bias circuit input end, and the bias circuit output signal is coupled to a second amplifier input end; and a peak detection circuit, comparing the inverting amplified output signal with a reference signal, regulating a peak detector output signal, and feeding the peak detector output signal into the bias circuit input end, in which the bias circuit includes a self-adjusting circuit, for isolating a power supply from a second input end of the inverting amplifier.. .
Capital Microelectronics Co., Ltd.


03/05/15
20150061771 

Waveform conversion circuit with reduced jitter


An ac-inverting amplifier for a waveform conversion circuit includes a first mos transistor of a first conductivity type having a gate that receives an input signal, a drain that provides an inverted amplified output signal, and a source coupled to a first power supply voltage. A current source provides a first bias current and a second bias current in proportion to the first bias current.

02/19/15
20150049601 

Ethernet carrier group alarm (cga)


Novel tools and techniques for providing network state information to customer equipment. In some embodiments, an operations, administration, and management (“oam”) server might determine a status of a network connection between at least two network devices, might generate state information indicating the determined status of the network connection, and might send the state information to one or more customer equipment, using in-band signaling over a band between the at least two network devices.
Centurylink Intellectual Property Llc


02/05/15
20150036775 

Methods and circuits for reducing clock jitter


A communication system includes a continuous-time linear equalizer in the clock forward path. The equalizer may be adjusted to minimize clock jitter, including jitter associated with the first few clock edges after the clock signal is enabled.
Rambus Inc.


02/05/15
20150035576 

Clock spurs reduction technique


Aspects of the disclosure provide a circuit having a jittered clock generator. The jittered clock generator is configured to add jitter of a controlled characteristic to a first clock signal of a clock frequency to generate a second clock signal to be used by a transceiver for operating at a radio frequency.
Marvell World Trade Ltd


01/29/15
20150030038 

Synchronization processing device, synchronization processing method, and program


The present technology relates to a synchronization processing device, a synchronization processing method, and a program, which make it possible to achieve frequency synchronization in a shorter period of time. A jitter amount calculation unit calculates a jitter amount on the basis of a synchronization packet containing time information.
Sony Corporation


01/29/15
20150030017 

Voice communication method and apparatus and operating jitter buffer


Voice communication method and apparatus and method and apparatus for operating jitter buffer are described. Audio blocks are acquired in sequence.
Dolby Laboratories Licensing Corporation


01/29/15
20150029763 

Controller for generating jitters in a quasi resonant mode and generating jitters in a quasi resonant mode


A controller for generating jitters in a quasi resonant mode includes a feedback pin, a voltage generation unit, a pulse generator, and a comparator. The feedback pin is used for receiving a feedback voltage from a secondary side of a power converter.
Leadtrend Technology Corp.


01/22/15
20150023175 

Jitter-based transmission control method


A jitter-based transmission control method is disclosed. In the jitter-based transmission control method, several packets are sent applying a current congestion window size by at least one sender device through a network switch device.
National Central University


01/22/15
20150022679 

Fast motion detection with gpu


Disclosed are systems and methods for determining when to focus a digital camera to capture a scene. A current frame and a prior frame are differenced to determine a frame difference.
Motorola Mobility Llc


01/22/15
20150022677 

System and efficient post-processing video stabilization with camera path linearization


Described herein are methods, systems, and apparatus to process video images to remove jitteriness due to hand shake. In one aspect, a camera is configured to capture raw video composed of a series of successive image frames of a scene of interest.
Qualcomm Incorporated


01/22/15
20150022384 

System clock jitter correction


A system and method are provided for frequency multiplication jitter correction. The method accepts an analog reference signal having a first frequency, and using the analog reference signal, derives a system clock signal having a second frequency, greater than the first frequency.
Q-analog Corporation


01/15/15
20150016827 

High-speed low-jitter communication system


Communication apparatus and techniques, such as for optical communication, can include providing a reference frequency derived from an atomic energy level transition or a molecular energy level transition, generating at least two specified optical carrier signals at least in part using the reference frequency, coherently modulating the specified optical carrier signals using respective baseband information signals to provide respective coherently-modulated optical subcarriers. A combined optical information signal comprising the optical subcarriers can be transmitted to a receiver, such as via a fiber optic cable.
Raytheon Company


01/15/15
20150015313 

Frequency multiplier jitter correction


A system and method are provided for frequency multiplication jitter correction. The method accepts an analog reference signal having a first frequency, and using the analog reference signal, derives a system clock signal having a second frequency, greater than the first frequency.
Iq-analog Corporation


01/15/15
20150014545 

Method and system for synchronizing positron emission tomography (pet) detector modules


A detector module (50) for a positron emission tomography (pet) system (10) includes an optical transceiver (66) receiving an optical data stream from a pet processing system (48). The data stream includes a pulse train carrying a command to generate sync/reset pulses.
Koninklijke Philips N.v


01/08/15
20150009507 

Swept source optical coherence tomography and stabilizing phase thereof


In an embodiment, a computer 16, which generates tomographic images based on spectral interference signals detected by a light detector 15 from overlaid reference light emitted by a swept-source type light source 2 of a ss-oct, split, and then reflected by a fixed reference mirror 8 on one hand and object light reflected by an object to be measured 6 on the other, is caused to function to apply rough correction using a first correction means and then apply detailed correction using a second correction means, to stabilize the phases of the ss-oct. The phases can be stabilized by eliminating, without adding any expensive, complex hardware, the jitter between the wavelength scanning of a light source of ss-oct and the timing of collecting the scan data with the light detector as spectral interference signals..
University Of Tsukuba


01/08/15
20150008940 

Clock jitter and power supply noise analysis


Disclosed are a method, system, and/or apparatus to perform clock jitter and power supply noise analysis. In one embodiment, a method may include receiving a first signal, which may be a clock signal, then generating a second signal based on the first signal.
Nvidia Corporation


01/01/15
20150006980 

Circuits for dynamically adaptive bit-leveling by sweep sampling with automatic jitter avoidance


A circuit and method for implementing a adaptive bit-leveling function in an integrated circuit interface is disclosed. During a calibration operation, a pre-loaded data bit pattern is continuously sent from a sending device and is continuously read from an external bus by a receiving device.
Uniquify, Inc.


01/01/15
20150003575 

Suppression of fixed-pattern jitter using fir filters


Fir filters for compensating for fixed pattern jitter, and methods of constructing the same, are disclosed. In one embodiment, a fir filter filters a signal having a desired frequency component, with the coefficients of the fir filter selected so that the filter is the equivalent of two combined fir filters, one having the desired frequency at the filter's peak output frequency, and a second in which the signal is delayed by a time equal to half of a period of a different frequency which is desired to be removed from the on signal.
Ess Technology, Inc.


12/25/14
20140376545 

Implementing a high quality voip device


A method is provided for voice over internet protocol (voip) devices to communicate over an internet protocol (ip) network. The method includes synchronizing the voip devices using one or more dual-tone multi-frequency (dtmf) codes over a telephone network, retransmissions of voice packets in bursts, retransmissions of voice packets following a time lag, adjusting the number of retransmissions based on quality of service, retransmission of a missing voice packet identified in a list received from a peer device, discarding low energy voice frames in a jitter buffer to prevent overflow, stopping playout at a low energy voice frame when the jitter buffer is below a minimum buffer size, and selective transmission and retransmission of voice packets based on their energy levels..
Arcsoft (shanghai) Technology Company, Ltd.


12/25/14
20140376432 

Beacon jitter prediction for wireless local area network (lan) devices


A method for activating a wireless communication device, the method may include receiving, by the wireless communication device, a sequence of periodic transmissions; estimating, for each periodic transmission of the sequence of periodic transmissions and before a reception of the periodic transmission, an expected time of arrival of the periodic transmission; calculating, for each periodic transmission, a timing difference attribute that is responsive to at least a difference between a timing of arrival of the periodic transmission and an expected time of arrival of the periodic transmission; selecting a selected periodic transmission out of the sequence of periodic transmissions, wherein the selected periodic transmission is associated with a smallest timing difference attribute out of the timing difference attributes associated with the periodic transmissions of the sequence of periodic transmissions; estimating, before a reception of a future periodic transmission that does not belong to the sequence of periodic transmissions, an estimated time of arrival of the future periodic transmission in response to the selecting of the selected periodic transmission and a periodic transmission period; determining a wakening time for wakening the wireless communication device in response to the estimated time of arrival of the future periodic transmission; and wakening the wireless communication device at the wakening time and searching for the future periodic transmission.. .
Dsp Group Ltd.


12/25/14
20140375364 

Frequency synthesis with gapper and multi-modulus divider


Systems and methods for frequency synthesis using a gapper and a multi-modulus divider. A frequency synthesizer may comprise a gapper, a multi-modulus divider and a phase locked loop (pll).
Applied Micro Circuits Corporation


12/18/14
20140372787 

Methods for dynamically adaptive bit-leveling by sweep sampling with automatic jitter avoidance


A circuit and method for implementing a adaptive bit-leveling function in an integrated circuit interface is disclosed. During a calibration operation, a pre-loaded data bit pattern is continuously sent from a sending device and is continuously read from an external bus by a receiving device.
Uniquify, Inc.


12/18/14
20140372061 

Interaction device corrective parameters


The techniques described herein are directed to receiving parameters directed to correcting spatial error and/or jitter associated with an interaction device connected to a computing device. In some instances, the parameters are encrypted parameters that may be decrypted and consumed to correct the spatial error and/or the jitter associated with the interaction device.
Microsoft Corporation


12/18/14
20140369222 

Method for estimating network jitter in transmitting coded media data


The present invention relates to a method for estimating network jitter, which has the effect of more precisely estimating network jitter by using time information corresponding to a transmission time, which is transmitted from a transport layer in a transmitting end to a receiving end.. .
Electronics And Telecommunications Research Institute


12/11/14
20140362830 

Enhancing jitter buffer performance through radio level feedback


A jitter buffer in a voice over lte receiver may be influenced by radio level feedback (rlf) from both local and remote endpoints to preemptively adjust the jitter buffer delay in anticipation of predicted future losses that have a high probability of occurring. The radio events of the rlf and the scenarios that trigger the preemptive adjustments may be identified, and their use may be expressed in terms of mathematical formulas.

12/11/14
20140362291 

Method and processing a video signal


Method, apparatus and computer program product for processing a video signal, the video signal comprising a plurality of frames, wherein the frames of the video signal are received at a jitter buffer, and the frames are output from the jitter buffer at a variable output rate to account for jitter in the received frames. Variations in the output rate are controlled in dependence upon the visual information content of the video signal, the visual information content of the video signal being the portion of the video signal that is to be displayed when the video signal is played out..

12/04/14
20140358264 

Audio playback method, apparatus and system


An audio playback method is provided. The method includes identifying a captured audio data frame according to a type of the audio data frame and sending the identified audio data frame to an audio receiving end.

12/04/14
20140355895 

Adaptive motion instability detection in video


Output video frames, which may be stabilized or non-stabilized, may then be stored to a memory. In certain embodiments, video motion instability is scored based on a probability distribution of video frame motion jitter values..

11/27/14
20140348073 

Allocation of shared resources for virtualized networking


Technology for allocating network adapter resources such as air interface time and queue space amongst multiple virtual network stations or other virtual adapters is disclosed. As one example, the resource allocation may be based on analysis of the relative latency, jitter, or bandwidth considerations for applications communicating via each of the multiple virtual adapters.

11/27/14
20140347971 

Communication method and communication apparatus


The present disclosure provides an orthogonal codes based code division multiplexing method of performing the code division multiplexing of demodulation reference signals in multiple layers of resource blocks by using orthogonal matrices, the method comprising: changing the order of chips in particular rows of a first orthogonal matrix to obtain a second orthogonal matrix with the changed order of chips; and multiplying the chips in respective rows of the second orthogonal matrix by the demodulation reference signals in corresponding layers of resource blocks correspondingly in the time direction to obtain code division multiplexing signals. The technical scheme of the present disclosure can improve the power jitter situation of downlink signals on the time, thereby the usage efficiency of the power amplifier at the base station side can be improved..

11/27/14
20140347763 

System and suppressing jitter in digital data signals including image, video and audio data signals


A system and method for suppressing jitter in a digital data signal in a signal processor system. The digital data signal has spaced apart byte allocation units wherein such spacing is increased such that unallocated bytes can be identified and removed from the digital data signal.

11/27/14
20140347108 

Method and source-synchronous signaling


A low-power, high-performance source-synchronous chip interface which provides rapid turn-on and facilitates high signaling rates between a transmitter and a receiver located on different chips is described in various embodiments. Some embodiments of the chip interface include, among others: a segmented “fast turn-on” bias circuit to reduce power supply ringing during the rapid power-on process; current mode logic clock buffers in a clock path of the chip interface to further reduce the effect of power supply ringing; a multiplying injection-locked oscillator (milo) clock generator to generate higher frequency clock signals from a reference clock; a digitally controlled delay line which can be inserted in the clock path to mitigate deterministic jitter caused by the milo clock generator; and circuits for periodically re-evaluating whether it is safe to retime transmit data signals in the reference clock domain directly with the faster clock signals..

11/13/14
20140337548 

Serial communication control circuit


In a serial communication control circuit, serial data transmitted from a transmission processing unit is switched to data generated in a mark ratio improvement data generation unit depending on a switch signal from the transmission processing unit, and is transmitted. Thereby, mark ratio improvement data is inserted in a transmission signal to improve a mark ratio during communication, thereby preventing reception signal's jitters from increasing..

11/13/14
20140334484 

System, device, and voice-over-ip communication


The present invention includes devices, systems, and methods of voice-over-internet protocol (voip) communication. For example, a method includes: receiving a data stream comprising a set of voip packets; and modifying a real time protocol (rtp) header of at least one of said voip packets to modify a jitter buffer delay of said data stream.

11/13/14
20140333711 

Optical scanning device, manufacturing the optical scanning device, and image forming apparatus


An optical scanning device includes a deflector configured to deflect a plurality of light beams emitted from a plurality of light emitters that are mutually spaced apart in a sub-scanning direction; an incident optical system configured to steer the plurality of light beams so as to be incident on the deflector; an imaging optical system configured to steer the plurality of light beams so as to be obliquely incident on a surface to be scanned and to form images of the plurality of light emitters on the surface to be scanned; and a correction unit configured to correct a jitter of at least one of the plurality of light beams in a main scanning direction on the basis of irradiation position information, in the sub-scanning direction, of at least one light beam among the plurality of light beams at a point corresponding to the surface to be scanned.. .

10/30/14
20140325598 

Using clock drift, clock slew, and network latency to enhance machine identification


Methods and systems for authenticating a user device employ a database of global network latencies categorized and searchable by location and calendar date-time of day usage, providing network latency by geography and by time. The database is constructed using voluminous daily data collected from a world-wide clientele of users who sign in to a particular website.

10/30/14
20140320995 

Implementing data frequency and data bits per sector (bps) calibration for non-circular disk tracks


A method, apparatus and a data storage device are provided for implementing data frequency and data bits per sector (bps) calibration for data written on a recordable surface including non-circular disk tracks of a storage device. A sector based bps profile is created for data sectors on the recordable surface.

10/30/14
20140320190 

Power supply induced signal jitter compensation


Examples of circuits and methods for compensating for power supply induced signal jitter in path elements sensitive to power supply variation. An example includes a signal path coupling an input to an output, the signal path including a delay element having a first delay and a bias-controlled delay element having a second delay.

10/23/14
20140314192 

Method and smoothing jitter generated by byte stuffing


Systems and methods for smoothing jitter generated by byte stuffing. A frequency synthesizer comprises a smoothing logic coupled with a pll.

10/23/14
20140314191 

Distributed phase-correction circuit


A distributed phase-correction circuit is described. This distributed phase-correction circuit reduces jitter in a delay line by averaging edge delay through local feedback of signals internal to the delay line.

10/23/14
20140313895 

Femto cell access point passthrough model


Fixed, differentiated quality of service (qos) is supplied for packetized traffic (e.g., voice and data) intended for femto cell coverage when transmitted concurrently with external broadband traffic. Quality of service differentiation is supplied without an external implementation.

10/23/14
20140312982 

Continuous phase adjustment based on injection locking


A phase-modification circuit is described. This phase-modification circuit reduces jitter by injecting a divided reference clock in a phase-locked loop from an auxiliary oscillator and by effectively gradually and completely transferring its phase to a master oscillator.

10/16/14
20140310008 

Method of managing a jitter buffer, and jitter buffer using same


The present invention relates to a method of managing a jitter buffer and a jitter buffer using same. The method of managing a jitter buffer includes the steps of: receiving audio information frames; and adjusting a jitter buffer on the basis of the received audio information frames, wherein the adjusting step of the jitter buffer includes compensation of an audio signal, and the compensation of the audio signal can be performed for each sub frame of the audio information frames..

10/16/14
20140307745 

Rate-controlled optical burst switching


The invention provides a method and network communication equipment for low latency loss-free burst switching. Burst-transfer schedules are determined by controllers of bufferless core nodes according to specified bitrate allocations and distributed to respective edge nodes.

10/16/14
20140306689 

High resolution current pulse analog measurement


A measurement system includes a current source that is arranged to generate a current pulse to charge a capacitor as a function of an input clock signal. The accumulated charge on the capacitor is converted to a sample (e.g., resultant digital value) by an adc (analog-to-digital converter).

10/09/14
20140301118 

Switching power supply device


The invention provides a switching power supply device such that the occurrence of noise is reduced by jitter control of a switching frequency. The switching power supply device includes a switching power supply device main body wherein a predetermined output direct current voltage is obtained by switching an input alternating current voltage using a switching element, a switching control unit that controls the switching frequency in accordance with a feedback voltage that indicates the difference between an output set voltage and the output direct current voltage, a jitter control unit that applies jitter to the switching frequency, and a jitter amplitude control unit that changes jitter amplitude caused by the jitter control unit in accordance with the feedback voltage..

10/09/14
20140300542 

Portable device and providing non-contact interface


A method for controlling operations of a portable device through a touch-free user input in the portable device having a projector module is provided. To this end, once the projector module is driven, an application execution screen is projected through the projector module, and if a proximity event is detected, a camera module is activated to acquire an image from which a user gesture is recognized.

10/02/14
20140297256 

Systems and methods for determining and displaying multi-line foreign language translations in real time on mobile devices


The present invention is related to systems and methods for translating language text on a mobile camera device offline without access to the internet. More specifically, the present invention relates to systems and methods for displaying text of a first language and a translation of the first language text into a second language text which is displayed in real time in augmented reality on the mobile device.

10/02/14
20140292705 

Method & circuit for parasitic capacitance cancellation for self capacitance sensing


Apparatus and methods to measure capacitance changes for a touch-sensitive capacitive matrix are described. Charge-removal circuits and measurement techniques may be employed to cancel deleterious effects of parasitic capacitances in the touch-sensitive capacitive matrix.

10/02/14
20140292402 

Syncless unit interval variation tolerant pwm receiver circuit, system and method


A pwm receiver circuit receives and demodulates pulse width modulated (pwm) data signals without requiring synchronization such that no synchronization preamble need be provided with the pwm data signal. Embodiments may consume less power since there is no need to repeatedly synchronize a pll, counter or other circuitry to the pwm data signal.

10/02/14
20140292300 

V+hu 2 +l power converter control with capacitor current ramp compensation


Operation of a switching power converter having an output capacitor having a small equivalent series resistance (esr) is stabilized and jitter reduced by sensing capacitor current with gain and combining the resulting signal with the output voltage signal to provide a feedback signal to control switching of the power converter. Capacitor current can be sensed without interfering with operation of the filter capacitor by providing a branch circuit having a time constant matched to the output or filter capacitor but an arbitrarily high impedance so as to be effectively lossless.

09/18/14
20140281666 

Methods for dynamically adaptive bit-leveling by incremental sampling, jitter detection, and exception handling


A circuit and method for implementing a adaptive bit-leveling function in an integrated circuit interface is disclosed. During a calibration operation, a pre-loaded data bit pattern is continuously sent from a sending device and is continuously read from an external bus by a receiving device.

09/18/14
20140281662 

Dynamically adaptive bit-leveling for data interfaces


A circuit and method for implementing a adaptive bit-leveling function in an integrated circuit interface is disclosed. During a calibration operation, a pre-loaded data bit pattern is continuously sent from a sending device and is continuously read from an external bus by a receiving device.

09/18/14
20140281017 

Jitter buffering system and jitter buffering


A jitter buffering system and a method of jitter buffering. The jitter buffering system may be embodied in a quality of service (qos) management server, including: (1) a network interface controller (nic) configured to receive one-way-delay statistics regarding a video stream transmitted to a client, and (2) a processer configured to employ the one-way-delay statistics to calculate and recognize jitter and subsequently generate a command for the client to enable jitter buffering..



Popular terms: [SEARCH]

Jitter topics: Duty Cycle Correction, Differential Amplifier, Duty Cycle, Frequency Detector, Photosensitive Drum, Simulation, Cell Phone, Data Packet, Mean Opinion Score, Network Communication, Signal Processing, Sequencing, Transmitter, Asynchronous, High Performance Serial Bus

Follow us on Twitter
twitter icon@FreshPatents

###

This listing is a sample listing of patent applications related to Jitter for is only meant as a recent sample of applications filed, not a comprehensive history. There may be associated servicemarks and trademarks related to these patents. Please check with patent attorney if you need further assistance or plan to use for business purposes. This patent data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Jitter with additional patents listed. Browse our RSS directory or Search for other possible listings.


0.5813

4327

1 - 1 - 103