|| List of recent Jitter-related patents
|Switching power supply device|
The invention provides a switching power supply device such that the occurrence of noise is reduced by jitter control of a switching frequency. The switching power supply device includes a switching power supply device main body wherein a predetermined output direct current voltage is obtained by switching an input alternating current voltage using a switching element, a switching control unit that controls the switching frequency in accordance with a feedback voltage that indicates the difference between an output set voltage and the output direct current voltage, a jitter control unit that applies jitter to the switching frequency, and a jitter amplitude control unit that changes jitter amplitude caused by the jitter control unit in accordance with the feedback voltage..
|Portable device and method for providing non-contact interface|
A method for controlling operations of a portable device through a touch-free user input in the portable device having a projector module is provided. To this end, once the projector module is driven, an application execution screen is projected through the projector module, and if a proximity event is detected, a camera module is activated to acquire an image from which a user gesture is recognized.
|Systems and methods for determining and displaying multi-line foreign language translations in real time on mobile devices|
The present invention is related to systems and methods for translating language text on a mobile camera device offline without access to the internet. More specifically, the present invention relates to systems and methods for displaying text of a first language and a translation of the first language text into a second language text which is displayed in real time in augmented reality on the mobile device.
|Method & circuit for parasitic capacitance cancellation for self capacitance sensing|
Apparatus and methods to measure capacitance changes for a touch-sensitive capacitive matrix are described. Charge-removal circuits and measurement techniques may be employed to cancel deleterious effects of parasitic capacitances in the touch-sensitive capacitive matrix.
|Syncless unit interval variation tolerant pwm receiver circuit, system and method|
A pwm receiver circuit receives and demodulates pulse width modulated (pwm) data signals without requiring synchronization such that no synchronization preamble need be provided with the pwm data signal. Embodiments may consume less power since there is no need to repeatedly synchronize a pll, counter or other circuitry to the pwm data signal.
|V+hu 2 +l power converter control with capacitor current ramp compensation|
Operation of a switching power converter having an output capacitor having a small equivalent series resistance (esr) is stabilized and jitter reduced by sensing capacitor current with gain and combining the resulting signal with the output voltage signal to provide a feedback signal to control switching of the power converter. Capacitor current can be sensed without interfering with operation of the filter capacitor by providing a branch circuit having a time constant matched to the output or filter capacitor but an arbitrarily high impedance so as to be effectively lossless.
|Methods for dynamically adaptive bit-leveling by incremental sampling, jitter detection, and exception handling|
A circuit and method for implementing a adaptive bit-leveling function in an integrated circuit interface is disclosed. During a calibration operation, a pre-loaded data bit pattern is continuously sent from a sending device and is continuously read from an external bus by a receiving device.
|Dynamically adaptive bit-leveling for data interfaces|
A circuit and method for implementing a adaptive bit-leveling function in an integrated circuit interface is disclosed. During a calibration operation, a pre-loaded data bit pattern is continuously sent from a sending device and is continuously read from an external bus by a receiving device.
|Jitter buffering system and method of jitter buffering|
A jitter buffering system and a method of jitter buffering. The jitter buffering system may be embodied in a quality of service (qos) management server, including: (1) a network interface controller (nic) configured to receive one-way-delay statistics regarding a video stream transmitted to a client, and (2) a processer configured to employ the one-way-delay statistics to calculate and recognize jitter and subsequently generate a command for the client to enable jitter buffering..
|Method and related network element providing delay measurement in an optical transport network|
A delay measurement method of a path (p) or path segment through a transport network and a corresponding network nodes (ne1, ne2) for performing the delay measurement are described, which provide a higher precision and lower jitter. An originating network node (ne1) inserts a delay measurement request signal (req) into an overhead subfield of a first data unit and transmits the first data unit over the path (p) or path segment to a far-end network node (ne2) as part of framed transport signals.
|Image synchronization of scanning wafer inspection system|
An inspection system comprises a beam generator module for deflecting spots across scan portions of a specimen. The system also includes detection channels for sensing light emanating from a specimen in response to an incident beam directed towards such specimen and generating a detected image for each scan portion.
|Receiver circuit, semiconductor integrated circuit, and test method|
A receiver circuit includes a cdr circuit, a jitter generator unit, a test pattern generator unit, and a comparator unit. The jitter generator unit generates jitter having first characteristics (frequency and amplitude).
|Injection locking of gain switched diodes for spectral narrowing and jitter stabilization|
Pulse power can be stabilized by applying spectrally narrow pulses to a laser diode during gain switching. An injection locking laser with a narrow emission bandwidth is tuned to a gain bandwidth of a laser diode to be gain switched.
|Low-power and all-digital phase interpolator-based clock and data recovery architecture|
The proposed invention is about an improved method for serial-in and serial-out transceiver applications. The proposed system includes a dual loop phase locked loop (pll) architecture having a pll and a phase rotator (pr)-based delay locked loop (dll).
|Timestamp estimation and jitter correction using downstream fifo occupancy|
First, a packet may be received and a timestamp value may be placed on the packet. The timestamp value may comprise a place time value comprising a time when the timestamp was placed on the packet plus a delay time value comprising an estimated time delay between when the timestamp was placed on the packet and when the packet leaves a port exit.
|System and method for jitter mitigation in time division multiple access (tdma) communications systems|
A tdma jitter buffer includes a receiver, a processor and a comparator. The receiver can receive a data transmission signal via a channel of a communications system, and can receive one or more delay factors measured at a transmission end of the channel, wherein each delay factor is associated with a respective data packet.
|Synchronous semiconductor memory device having dual delay locked loop circuit and method of managing dual delay locked loop circuit|
A synchronous semiconductor memory device includes a first delay locked loop circuit and a second delay locked loop circuit. The first delay locked loop circuit has a first delay line and generates a first clock hat is delay-synchronized with a clock applied as a signal for a data output timing control.
|Cascaded camera motion estimation, rolling shutter detection, and camera shake detection for video stabilization|
An easy-to-use online video stabilization system and methods for its use are described. Videos are stabilized after capture, and therefore the stabilization works on all forms of video footage including both legacy video and freshly captured video.
|Tilting to scroll|
In one embodiment, a method includes sending information to display an image on a screen. A scroll range for the image may be determined based on dimensions of the image.
|Frequency synthesis with gapper|
Systems and methods for frequency synthesis using a gapper. A frequency synthesizer may comprise a gapper, a first integer divider and a phase locked loop (pll).
|Phase interpolator based output waveform synthesizer for low-power broadband transmitter|
Exemplary embodiments of the present invention relate to an output waveform synthesizer using phase interpolators and an on-chip eye opening monitoring (eom) circuit for a low-power transmitter. In order to achieve both small area and low-power consumption in the transmitter design, a single-stage multiphase multiplexer operating in subrate is employed.
|Ring electrode device and method for generating high-pressure pulses|
A method, system, and electrode assembly are disclosed that maximizes the lifetime of electrodes for high energy electrical discharges in water by arranging the electrodes in concentric rings or a stack of concentric rings. The radii and the thickness of the ring electrodes are optimized for electrical reliability, low jitter, and minimal erosion.
|Method and device for reporting cell status|
Determining a distribution delay of a bearer by using a preset delay distribution algorithm according to a preset time period for reporting a cell status; starting a periodic timer of the bearer after the distribution delay elapses, where the periodic timer uses the time period as a period; determining, according to the periodic timer, whether the cell status needs to be reported; and carrying information of the cell status in an uplink data packet of the bearer if the cell status needs to be reported. Thereby avoiding greatly centralized reporting of the cell status and centralized policy adjustment that is performed for the bearers, so that great jitter of service traffic borne on a cell is controlled effectively..
|Transmit reference signal cleanup within a synchronous network application|
A network processor is described that includes a network reference clock processor module for providing an at least substantially low-jitter, low-wander reference signal. In one or more embodiments, the network reference clock processor module includes a digital phase locked loop configured to at least substantially attenuate a wander noise portion from a reference signal.
|Phase locked loop frequency synthesizer with reduced jitter|
A phase locked loop frequency synthesizer has a controlled oscillator for generating an output signal at a desired frequency, a phase/frequency detector module for comparing a feedback signal derived from the controlled oscillator with a reference signal to generate an error signal, a loop filter for processing said at least one error signal from said phase/frequency detector module to generate a combined control signal for the controlled oscillator. The gain of the phase/frequency detector module can be adjusted, preferably by varying the pulse width and pulse cycle, to maintain the overall gain of the phase locked loop within a given range and thereby maximize signal to noise ratio..
|Comprehensive multipath routing for congestion and quality-of-service in communication networks|
A packet routing method includes computing, for each source node in the data network and each destination node in the data network, a set of multiple routes providing a full range of performance from the source node to the destination node. The multiple routes are preferably precomputed and stored.
|Methods and systems for stabilizing live video in the presence of long-term image drift|
Methods and systems stabilization of a camera image for short term or ‘pole shake’ and longer term ‘pole drift’ are provided. The camera is attached to a fixed structure.
|Semiconductor integrated circuit|
In a system in which the phases of a data clock signal and a data signal differ between at an input and at an output, a semiconductor integrated circuit performs a simple ber test without using external equipment and, at the same time, performs a jitter evaluation required for a margin evaluation.. .
|Output current compensation for jitter in input voltage for dimmable led lamps|
An led controller reduces jitter of an led lamp. In one embodiment, the led controller includes a jitter detection circuit adapted to determine an amount of jitter in an input voltage signal.
|Handling method and device for cell concatenation|
A handling method for cell concatenation, includes receiving a cell of a packet before a concatenation timeout period expires and before the total number of received cells of the packet reaches a concatenation number. The method further includes determining whether an end-of-packet cell of the packet is received.
|Controller of a power converter with adjustable jitter amplitude and method of generating adjustable jitter amplitude thereof|
A controller of a power converter with adjustable jitter amplitude includes a feedback pin, a logic circuit, an auxiliary pin, and a current sensing pin. The feedback pin is used for receiving a feedback voltage from a secondary side of the power converter.
|Methods providing packet communications including jitter buffer emulation and related network nodes|
Packet communications may be provided over a wireless channel between a radio network node and a wireless terminal. The wireless terminal may include a jitter buffer configured to reduce jitter resulting from different delays of data packets received at the wireless terminal.
|Cascaded pll for reducing low-frequency drift in holdover mode|
A cascaded phase-locked loop (pll) clock generation technique reduces frequency drift of a low-jitter clock signal in a holdover mode. An apparatus includes a first pll circuit configured to generate a control signal based on a first clock signal and a first divider value.
|In-kernel srcu implementation with reduced os jitter|
A technique for implementing srcu with reduced os jitter may include: (1) providing a pair of critical section counters for each cpu; (2) when entering an srcu read-side critical section, incrementing one of the critical section counters associated with a first grace period; (3) when exiting an srcu read-side critical section, decrementing one of the critical section counters associated with the first grace period; (4) when performing a data update, initiating the second grace period and performing a counter summation operation that sums the critical section counters associated with the first grace period to generate a critical section counter sum; (5) storing a snapshot value for each critical section counter during the summing; and (6) if the critical section counter sum indicates there are no active srcu read-side critical sections for the first grace period, rechecking by comparing the snapshot values to current values of the critical section counters.. .
|Characterization of motion-related error in a stream of moving micro-entities|
Apparatus and methods for detecting and characterizing motion-related error of moving micro-entities are described. Motion-related error may occur in streams of moving micro-entities, and may represent a deviation in and expected arrival time or an uncertainty in position of a micro-entity.
|Method for actively controlling the optical output of a seed laser|
Seed pulse generators for fiber amplifier systems include a seed pump controller coupled to a seed pump laser diode. A photodetector is situated to detect seed pulse generation, and is coupled to the seed pump controller so that seed pumping is decreased upon pulse detection.
|Content aware video resizing|
In accordance with some embodiments, jitter accompanying video resizing, can be reduced or even eliminated by analyzing the content that is to be depicted and resizing based on the nature of the content being depicted. As a result, dominant objects in one frame can be handled in a way that reduces or eliminates video jitter or sliding..
|Semiconductor device design method and design apparatus|
A relationship between distance from a back bias control section which outputs a control signal for controlling a back bias of a transistor and an amount of noise in the control signal outputted from the back bias control section is found. An increase of jitter corresponding to the amount of the noise in a clock transmitted on a clock path connected to a circuit section (ip macro) is found on the basis of the relationship between the distance from the back bias control section and the amount of the noise.
|Compensation of motion-related error in a stream of moving micro-entities|
Apparatus and methods for detecting, characterizing, and compensating motion-related error of moving micro-entities are described. Motion-related error may occur in streams of moving micro-entities, and may represent a deviation in and expected arrival time or an uncertainty in position of a micro-entity within the stream.
|Receiver having limiter-enhanced data eye openings|
A communication system having a receiver with a linear path and a nonlinear path. As the receiver receives a data signal, it adaptively equalizes the received signal, and amplitude-limits the equalized signal in the nonlinear path using a saturable amplifier limiter or the like.
|Technique for filtering of clock signals|
In one embodiment, a clock generator generates a clock signal, and a clock channel generates a filtered clock signal from the clock signal. The clock channel comprises at least one filter that (i) attenuates noise in at least one nyquist zone of the clock signal adjacent to the fundamental frequency and (ii) passes at least one harmonic frequency of the clock signal other than the fundamental frequency.
|System and method for precise, accurate and stable optical timing information definition including internally self-consistent substantially jitter free timing reference|
An optoelectronic timing system includes an optical timing compensation system in which optical pulses from a semiconductor laser are advanced or retarded based upon an expected arrival time. The pulses are directed into a number of time-quantifiable optical paths.
Disclosed is an optical transceiver 1 including a phase locked loop circuit 3a configured to receive a reference clock cl1 and remove a jitter component of the reference clock cl1; a second phase locked loop circuit 3b configured to receive an output of the first phase locked loop circuit, generate a multiplied clock cl3 synchronized with the output, and when the frequency of the output deviates from a predetermined range and is in an abnormal state, output an alarm signal alm1; and an optical transmitter module 5 configured to output an optical output signal modulated based on the multiplied clock cl3 and electrical signals d1, d2, d3, and d4 from the outside.. .
|Ofdm clock recovery|
Receiver synchronization techniques (rst), contributing more accurate synchronization of receiver clock to ofdm composite frame combined with much faster acquisition time and better stability of the receiver clock, and phase and frequency recovery techniques, comprising a software controlled clock synthesizer (sccs) for high accuracy phase & frequency synthesis producing synchronized low jitter clock from external time referencing signals or time referencing messages wherein sccs includes a hybrid pll (hpll) enabling 1-50,000 frequency multiplication with very low output jitter independent of reference clock quality.. .
|Laser range finding|
Using a hand-held range finding device to range an object in a field of view is difficult due to user-induced jitter. In particular, user-induced jitter introduces uncertainty as to which object in a field of view is actually ranged.
|Mechanism for facilitating dynamic phase detection with high jitter tolerance for images of media streams|
A mechanism for facilitating dynamic phase detection with high jitter tolerance for images of media streams is described. In one embodiment, a method includes calculating stability optimization of an image of a media stream based on a plurality of pixels of two or more consecutive frames relating to a plurality of phases of the image, calculating sharpness optimization of the image, and selecting a best phase of the plurality of phases based on the stability and sharpness optimization of the image.
A jitter monitor includes: a voltage generating circuit configured to generate a first voltage that is varied with time at a predetermined inclination; a voltage reducing circuit configured to reduce the first voltage by a predetermined voltage in synchronization with a first clock signal so as to generate a second voltage that is varied with time at the predetermined inclination in synchronization with the first clock signal; and a sampling circuit configured to sample a portion having the predetermined inclination of the second voltage.. .
|Timing controller of display device and method for driving the same|
In a timing controller capable of decreasing flicker of an image to be displayed and a method of driving the same, the timing controller includes: a timing signal generator outputting a scan starting signal and clock signals to a scan driving unit; a sensing unit sensing status transition time points of the scan starting signal and the scan signal outputted from the scan driving unit for a plurality of frame periods; an estimator estimating a delay value and a jitter value with respect to the status transition time points; and an off-set signal generator generating an off-set signal for controlling the scan starting signal or the clock signals based on the delay value and the jitter value. The timing signal generator, in response to the off-set signal, regulates timings of the scan starting signal and the clock signals..
|Inductor design with metal dummy features|
Techniques are disclosed for enhancing performance of integrated or on-chip inductors by implementing a schema of conductive metal dummies in the design thereof. In some cases, a metal dummy schema may be disposed in a layer proximate an upper surface of the inductor.
|Determining worst-case bit patterns based upon data-dependent jitter|
The patent application discloses mechanisms that, for a given channel step or edge response, bit interval, and data dependent jitter table can directly determine the minimal eye or bit error rate opening by building a worst case pattern considering the effect of data dependent jitter. These mechanisms can be based on building an indexed table of jitter samples, preparing a structure in the form of connected elements corresponding to the jitter samples, and then applying dynamic programming to determine paths through the connected elements..
|Bicmos gate driver for class-s radio frequency power amplifier|
The invention may be embodied in a resynchronizing, push-pull drive circuit for driving the gate electrodes of a digital class-s radio frequency power amplifier (rf-pa). A binary bitstream received from a bitstream generator, such as a sigma-delta modulator, viterbi-based optimal-bit-pattern modulator sigma-delta, or other suitable modulator, is resynchronized to a low-jitter master clock, then converted to fast-rise, high-swing complementary digital signals to drive the gates of the class-s rf-pa.
|Device timing adjustments and methods for supporting dash over broadcast|
The systems, methods, and devices of the various embodiments enable a receiver device to adjust timing of requests for segments based on the actual times when the segments will be available on the receiver device. In various embodiments, a receiver device may be enabled to modify a segment availability timeline in which the availability times of the segments are adjusted to provide the actual times when segments will be available on the receiver device.
|System and method for removal of jitter from seismic data|
A system and method are provided for reducing jitter in collected seismic data. The collected seismic data includes both original seismic data, e.g., original traces, and other seismic data, e.g., interpolated traces.
|Method and apparatus for generating jitter-related data|
A jitter-associated data generator is provided for generating data associated with jitter. The jitter-associated data generator comprises a first circuit, a second circuit, and a third circuit.
|Synchronous transfer of streaming data in a distributed antenna system|
Embodiments of the invention provide a method, distributed antenna system, and components that generate a jitter reduced clock signal from a binary encoded data stream transmitted over a communication medium. The method includes receiving a modulated signal that includes the binary encoded data stream and generating a recovered clock signal that is phase locked to the binary encoded data stream.
|Communication method, communication terminal, supervisor terminal and related computer programmes|
A communication method in a communications network is provided. The method includes, in a communications network in which a communication link has been communication link having been allocated by a resource manager module in accordance with a first value of a characteristic of data rate, latency or jitter required for providing a first service on the said link between a first and a second communication terminal, the steps of transmitting a request to replace the said first communication service by a second communication service between at least the first and second terminals; further to receipt of the said request by the resource manager module of the network, replacing by the said resource manager module of the first value of the said characteristic by a second value required for providing the said second service; and providing the second communication service instead of the first communication service between the first and second terminals on the said communication link..
|Audio or voice signal processor|
A voice or audio signal processor for processing received network packets received over a communication network to provide an output signal, the voice or audio signal processor comprising a jitter buffer being configured to buffer the received network packets, a voice or audio decoder being configured to decode the received network packets as buffered by the jitter buffer to obtain a decoded voice or audio signal, a controllable time scaler being configured to amend a length of the decoded voice or audio signal to obtain a time scaled voice or audio signal as the output voice or audio signal, and an adaptation control means being configured to control an operation of the time scaler in dependency on a processing complexity measure.. .
|Distortion measurement for limiting jitter in pam transmitters|
Methods and test equipment for measuring jitter in a pulse amplitude modulated (pam) transmitter. Under one procedure, a first two-level pam signal test pattern is used to measure clock-related jitter separated into random and deterministic components, while a second two-level pam signal test pattern is used to measure oven-odd jitter (eoj).
|Multipath communication in a network|
Ways of sending data over a network over a single path or over multiple parallel paths on an as-needed basis depending upon network conditions, and/or other factors, are described. For example, if a computing device detects sufficient jitter and/or latency at one or more network interfaces, the data may be sent over two or more communication paths using two or more network interfaces..
|Systems and methods for reduction of motor jitter while driving an electric motor|
An apparatus for driving a motor comprises a drive signal generation circuit configured to produce pulses on a pulse-width modulated drive signal in response to a control signal. A detection circuit is coupled to receive a commutation signal from the motor to monitor the speed of the motor.
|Method for data transmission among ecus and/or measuring devices|
A method for accelerated data transmission among electronic control units (ecus) and/or measuring devices in the context of motor vehicles is provided. In order to enable an accelerated data transmission, in particular fast (low) event cycle times, a low jitter and a high data throughput, the architecture of the data transmission is split up into (i) a control plane implemented in software operating on configuration, calibration and/or diagnostics data (“cd” data), and (ii) a data plane implemented in hardware transporting measurement data (“m” data) and/or prototyping data (“rp” data)..
|Data sending or receiving method, device, and apparatus used in optical fiber transmission|
The present invention relates to a fiber transmission field and provides a data sending or receiving method, device, and apparatus used in optical fiber transmission. The method includes: detecting data to be transmitted; encoding one bit pulse width to m parts if the to-be-transmitted data is 0, wherein the first part is a high-level, the later m−1 part is a low-level; encoding one bit pulse width to n parts if the to-be-transmitted data is 1, wherein the first part is a high level, and the later n−1 part is a low-level, the m is not equal to the n but both are integer which is greater than or equal to 2; and sending the encoded level signal.
|Apparatus and method for reducing jitter in periodic signals|
The present invention provides an apparatus and method for reducing jitter in a periodic signal. The apparatus comprises: a frequency discriminator configured to receive the periodic signal and feedback of an output signal of the apparatus and calculate an estimate value for a length of a current period of the periodic signal; a phase discriminator configured to receive the periodic signal and determine an adjustment factor for the length of the current period of an input signal according to the input signal in a previous period of the periodic signal and the output signal in the previous period of the apparatus; and an adjustor configured to determine the period length of the output signal in the current period according to the estimate value for the length of the current period and the adjustment factor for the length of the current period..
The electronic device and a corresponding signal processing method disclosed herein reduces electromagnetic noise. To that end, the electronic device includes a delay line, an oscillator, and a modulator.
|Method and device for determining a jitter buffer level|
A buffer level for jitter data buffer is determined. A frame payload size difference is determined for a plurality of video frames encoded into data packets sequentially received from a network.
|Methods and circuits for reducing clock jitter|
A communication system includes a continuous-time linear equalizer in the clock forward path. The equalizer may be adjusted to minimize clock jitter, including jitter associated with the first few clock edges after the clock signal is enabled.
|Signal processing apparatus and signal processing method thereof|
A signal processing apparatus which processes a voice packet is provided. The signal processing apparatus includes: a network jitter measurer which estimates network jitter using a weighting of a network jitter variance according to a network state, a compression and output unit which compresses or outputs a voice frame based on the estimated network jitter, and a loss concealer which divides a voice packet loss into short-term loss concealment and long-term loss concealment, and performs loss concealment in a different way depending on whether the voice packet loss is the short-term loss concealment or the long-term loss concealment..
|Method and apparatus to eliminate frequency holes in a memory i/o system|
Various methods and apparatus for managing signals between a processor and a memory device are disclosed. In one aspect, a method of managing signals between a processor and a memory device wherein the processor and the memory device are operatively coupled by a data signal path and a clock signal path is provided.
|Controller for generating jitters in a constant current mode of a power converter and method thereof|
A controller for generating jitters in a constant current mode of a power converter includes a current pin, an auxiliary pin, a constant current control unit, and a control signal generation unit. The current pin is used for receiving a primary side voltage determined according to a resistor and a primary side current flowing through the power converter.
|Method and system for improving audio fidelity in an hdmi system|
Hdmi is a digital audio and video communications protocol commonly used in consumer electronics. Hdmi is particularly synonymous with high fidelity audio and video.
|System and method for object tracking anti-jitter filtering|
Object tracking anti-jitter filtering systems and methods. A plurality of raw location points for a tracking tag attached to a tracked object is received.
|Implementing compact current mode logic (cml) inductor capacitor (lc) voltage controlled oscillator (vco) for high-speed data communications|
A method and a phase locked loop (pll) circuit for implementing compact current mode logic inductor capacitor voltage controlled oscillator for high speed communications, and a design structure on which the subject circuit resides are provided. The pll circuit includes a current mode logic (cml) inductor capacitor (lc) voltage controlled oscillator (vco).