FreshPatents.com Logo
Enter keywords:  

Track companies' patents here: Public Companies RSS Feeds | RSS Feed Home Page
Popular terms

[SEARCH]

Enable Signal topics
Enable Signal
Control Unit
Electronic Device
Integrated Circuit
Semiconductor
Output Enable
Liquid Crystal
Liquid Crystal Display
Data Transfer
Buffer Circuit
Esd Protection Circuit
Protection Circuit
Electrostatic Discharge
Esd Protection
Programmable Memory

Follow us on Twitter
twitter icon@FreshPatents

Web & Computing
Cloud Computing
Ecommerce
Search patents
Smartphone patents
Social Media patents
Video patents
Website patents
Web Server
Android patents
Copyright patents
Database patents
Programming patents
Wearable Computing
Webcam patents

Web Companies
Apple patents
Google patents
Adobe patents
Ebay patents
Oracle patents
Yahoo patents

[SEARCH]

Enable Signal patents



      
           
This page is updated frequently with new Enable Signal-related patent applications. Subscribe to the Enable Signal RSS feed to automatically get the update: related Enable RSS feeds. RSS updates for this page: Enable Signal RSS RSS


System and method for controlling an engine cooling fan

Modine Manufacturing

System and method for controlling an engine cooling fan

Method and system for generating a ramping signal

Cista System Corp.

Method and system for generating a ramping signal

Method and system for generating a ramping signal

Honeywell International

Lithium battery auto-depassivation system and method

Date/App# patent app List of recent Enable Signal-related patents
06/25/15
20150179109
 Electrophoretic panel and driving method thereof patent thumbnailElectrophoretic panel and driving method thereof
An electrophoretic display includes an electrophoretic panel, a timing control circuit, a source driver, a gate driver, and a gate line enable circuit. The timing control circuit generates a timing control signal corresponding to a refresh area of a frame according to the refresh area.
Au Optronics Corp.
06/25/15
20150176469
 System and  controlling an engine cooling fan patent thumbnailSystem and controlling an engine cooling fan
A system and method of operating a cooling system for a vehicle engine, wherein one or more motors are operable to rotate one or more fans. Each of the one or more motors is controlled by a motor controller associated with the motor, in response to a control signal received from a system controller and an enable signal received from the vehicle.
Modine Manufacturing Co.
06/18/15
20150171841
 Method and system for generating a ramping signal patent thumbnailMethod and system for generating a ramping signal
A system is provided for generating a ramping signal. The system includes a plurality of storage circuits each including an input and an output.
Cista System Corp.
06/18/15
20150171655
 Lithium battery auto-depassivation system and method patent thumbnailLithium battery auto-depassivation system and method
A battery depassivation system includes a depassivation circuit, a battery connect/disconnect circuit, and a processor. The depassivation circuit is adapted to be electrically coupled in series with a battery.
Honeywell International Inc.
06/18/15
20150164461
 Electronic radiography system and signal relay device patent thumbnailElectronic radiography system and signal relay device
A signal relay device comprises a first connection i/f, to which an emission switch is connected, a second connection i/f, to which an emission signal i/f of an electronic cassette is connected, and a third connection i/f, to which a switch i/f of a source control device is connected, and a signal processing unit. The signal processing unit generates an emission execution signal during a time period in which an emission command signal from the emission switch and an emission enable signal from the electronic cassette are inputted.
Fujifilm Corporation
06/11/15
20150162910
 Low-power internal clock gated cell and method patent thumbnailLow-power internal clock gated cell and method
A circuit includes a clock trigger block and a logic circuit. The logic circuit is configured to output a signal to the clock trigger block based on a logic level of an enable signal received at the logic circuit.
Taiwan Semiconductor Manufacturing Co., Ltd.
06/11/15
20150162064
 Refresh control circuit of semiconductor apparatus and refresh method using the same patent thumbnailRefresh control circuit of semiconductor apparatus and refresh method using the same
A refresh control circuit of a semiconductor apparatus includes a repair address processing unit configured to compare refresh addresses and repair information, activate a redundant enable signal, and convert the semiconductor apparatus into the same operation state as an initialization state of the repair information in response to activation of a repair initialization signal; a refresh counter configured to count the refresh addresses extended to a signal bit in response to activation of a redundant count enable signal; and a refresh control unit configured to activate the repair initialization signal and the redundant count enable signal when an additional refresh mode is set in response to a refresh command.. .
Sk Hynix Inc.
06/11/15
20150160705
 Intermediate electronic device,  operating the intermediate electronic device and electronic system patent thumbnailIntermediate electronic device, operating the intermediate electronic device and electronic system
An intermediate electronic device, arranged to be coupled to a host system and an electronic device. The intermediate electronic device includes: a controller, enabled by an enable signal to process the data transmission between the host system and the electronic device; and a power transmission unit disposed between the host system and the electronic device.
Via Technologies, Inc.
06/04/15
20150155870
 Low power clock gating circuit patent thumbnailLow power clock gating circuit
A clock gating circuit for generating a clock enable signal with respect to a clock input signal and a logic enable signal includes: a first plurality of transistors coupled in series between a power supply and ground, for receiving at least the logic enable signal and generating a first output; a second plurality of transistor coupled in series between the power supply and ground, for receiving at least the first output and generating a second output; a third plurality of transistors coupled in series between the power supply and ground, for receiving at least the second output and an inverted second output; and an and gate circuit, for receiving the second output and generating the clock enable signal.. .
Mediatek Singapore Pte. Ltd.
06/04/15
20150155741
 Device for improving endurance of terminal and terminal thereof patent thumbnailDevice for improving endurance of terminal and terminal thereof
An apparatus for improving endurance capability of a terminal and a terminal thereof are provided. The apparatus includes: a heat collection module (10), used for collecting heat produced by heating electronic components inside the terminal; a thermoelectric conversion module (20), used for converting the collected heat into electric energy and transporting the electric energy to a storage capacitor module (30); a storage capacitor module, used for storing the electric energy and outputting a stable output voltage value; a comparator module (60), used for generating and sending a charging enable signal to a power management module (50) when the output voltage value exceeds a preset reference voltage value; and a power management module, used for charging a terminal battery (40) according to the charging enable signal..
Zte Corporation
06/04/15
20150155018

Control circuit for bit-line sense amplifier and semiconductor memory apparatus having the same, and operating method thereof


A control circuit for a bit-line sense amplifier may include: a bank active signal generator configured to generate an internal active signal and a bank active signal; and a sense amplifier enable signal generator configured to determine a skew in response to the internal active signal, and set an output time of a sense amplifier enable signal by delaying the bank active signal according to the determined skew.. .
Sk Hynix Inc.
06/04/15
20150155013

Semiconductor memory apparatus


A semiconductor memory apparatus includes a latch section including a plurality of latches configured to store test data, a control signal generation part configured to generate a mode selection signal in response to a latch address signal and a first mode signal, and an output circuit configured to operate in accordance with a training enable signal, and generate at least a subset of test data output by each of the plurality of latches in response to a latch selection signal, the mode selection signal, and a second mode signal.. .
Sk Hynix Inc.
06/04/15
20150154901

Display driving circuit and driving method thereof, display apparatus


The present disclosure relates to the display technique. Disclosed is a display driving circuit, including: a gate line driving circuit, configured to separate gate line driving signals of adjacent rows according to a first output enable signal; a shielding signal generation circuit, configured to trigger and generate a shielding signal when the gate line driving signal needs to be turned off; and a gate line shielding circuit configured to shield the first output enable signal according to the shielding signal so as to turn off the gate line driving signal, wherein the first output enable signal is inputted from a first inputting terminal of the gate line shielding circuit, the shielding signal is inputted from a second inputting terminal of the gate line shielding circuit, and an outputting terminal of the gate line shielding circuit is connected to the gate line driving circuit.
Beijing Boe Display Technology Co., Ltd.
06/04/15
20150154900

Apparatus for eliminating image sticking, display device and eliminating image sticking


An apparatus for eliminating image sticking, a display device and a method for eliminating image sticking. The apparatus for eliminating image sticking comprises a multi-level gate (mlg) circuit (1) and a gate driving module (2), the mlg circuit (1) is configured to receive a gate on voltage unmodulated and output a modulated gate on voltage according to an enable signal; the gate driving module (2) receives the gate on voltage unmodulated and the modulated gate on voltage outputted from the mlg circuit, and outputs one of the gate on voltage unmodulated and the modulated gate on voltage for each layer of gate lines among different layers of gate lines.
Beijing Boe Optoelectronics Technology Co., Ltd.
06/04/15
20150154135

Semiconductor memory device and i/o control circuit therefor


An i/o control circuit, includes a mode setting unit configured to generate a first mode signal, a second mode signal, a third mode signal, and a fourth mode signal in accordance with one of a plurality of i/o option modes, a first control signal generation unit configured to generate a first mode determination signal and a first control signal enable signal in response to the first i/o option signal and the first mode signal, and a second control signal generation unit configured to generate a second control signal enable signal, a third control signal enable signal, and a fourth control signal enable signal in response to a second i/o option signal, the first mode determination signal, the second mode signal, the third mode signal, and the fourth mode signal.. .
Sk Hynix Inc.
06/04/15
20150153828

Contextual haptic feedback


A touch sensitive device for generating contextual haptic feedback comprising a touch sensitive member, a transducer mounted to the member, a processor comprising a control process and a further processing device connected to the processor, the further processing device being adapted to use a context map to enable signals to be provided to the transducer, whereby the transducer can couple vibrational energy to the touch sensitive member to provide haptic feedback.. .
Hiwave Technologies (uk) Limited
05/28/15
20150145577

Integrated clock gater (icg) using clock cascode complimentary switch logic


Inventive aspects include an integrated clock gater (icg) circuit having clocked complimentary voltage switched logic (cicg) that delivers high performance while maintaining low power consumption characteristics. The cicg circuit provides a small enable setup time and a small clock-to-enabled-clock delay.
05/21/15
20150138893

High voltage switch, nonvolatile memory device comprising same, and related operation


A high voltage switch operates in response to a first drive voltage and a second drive voltage higher than the first drive voltage. The high voltage switch comprises a pmos transistor transmitting the second drive voltage to an output terminal according to a voltage applied to its gate, a first depletion mode transistor providing the second drive voltage to the pmos transistor according to an output signal fed back from the output terminal, a second depletion mode transistor receiving the second drive voltage through one end and providing a switching voltage to another end according to a switching control signal, and a level shifter providing the switching voltage to a gate of the pmos transistor according to an enable signal and a reverse enable signal..
Samsung Electronics Co., Ltd.
05/21/15
20150137862

Synchronous on-chip clock controllers


A semiconductor chip includes on-chip clock controllers (occs) capable of synchronizing multiple clock signals on the device. Each occ controller receives a scan enable signal and a unique clock signal that is generated from one or more clock generators.
Stmicroelectronics International N.v.
05/14/15
20150131683

Receiver with signal arrival detection capability


A receiver includes first, second, and third signal processors and a controller. The first signal processor provides a first signal in response to detecting a first attribute of a received signal.
05/14/15
20150131364

Negative bitline boost scheme for sram write-assist


A device includes a transistor switch coupled between a bit line voltage node and a ground node and a boost signal circuit coupled to a gate node of the transistor switch, where the boost signal circuit providing a boost signal responsive to a write enable signal. The device also includes a first delay element and a first capacitor in series with the first delay element.
05/14/15
20150130862

Display driver, display system and microcomputer


Low power consumption is realized focusing on the refresh interval of a low leakage display panel. Display systems and microcomputers are described herein.
05/07/15
20150127914

Semiconductor memory device, memory system and operating the same


A memory system including a plurality of memory chips is provided. The memory system includes a first memory chip and a second memory chip that share a data bus and become active by a chip enable signal, and a controller transmitting multi chip select commands to the first and second memory chips.
Sk Hynix Inc.
05/07/15
20150124546

Voltage regulator and controlling bias current


A voltage regulator includes: a comparator configured to compare a feedback voltage with a reference voltage to output an enable signal and operate based on a bias current; a pass transistor turned on according to the enable signal and configured to output an external power voltage as an output voltage; a voltage distribution circuit configured to distribute and output the output voltage to an input terminal of the comparator; and a bias current control unit configured to control an amount of the bias current supplied to the comparator based on the output voltage.. .
Sk Hynix Inc.
05/07/15
20150124531

Ias voltage generator for reference cell and bias voltage providing method therefor


A bias voltage generator and generating method for a reference cell are provided. The bias voltage generator includes a data read detector, a cut-off signal generator and an output stage circuit.
Winbond Electronics Corp.
05/07/15
20150124529

Semiconductor device, operating the same, and semiconductor system including the same


A semiconductor device includes a page buffer configured to read data out of a memory cell array in response to a bias enable signal, and a control logic configured to generate the bias enable signal and a bias precharge signal that are used to control the memory cell array. The control logic activates the bias enable signal and the precharge signal before a ready/busy signal activating a read operation of the memory cell array is enabled..
Sk Hynix Inc.
04/30/15
20150121172

Computer memory access


A computer memory access method includes: receiving external data with a prefetching length; determining that the external data includes a masked data portion; at the time of a write enable signal being triggered, writing an unmasked data portion of the external data into a data storage unit of a computer memory by a writing unit; triggering a read enable signal at the time of the write enable signal being triggered and reading the unmasked data portion from the data storage unit by a reading unit while reading a third data portion corresponding to the masked data portion from the data storage unit; merging the unmasked data portion and the third data portion to a merged data and generating parity bits from the merged data by an error correction code encoding circuit; and writing the parity bits into a parity bit storage unit of the computer memory.. .
Xi'an Sinochip Semiconductors Co., Ltd.
04/30/15
20150121109

Voltage regulator and semiconductor memory device including the same


One example embodiment, a voltage regulator includes a regulating unit configured to generate a cell array operating voltage based on a power supply voltage and a reference voltage, a power switch control unit configured to generate a power switch control signal based on a sensing enable signal, and a power switch unit configured to compensate for a drop in the cell array operating voltage based on the power supply voltage and the power switch control signal, the cell array operating voltage dropping when the sensing enable signal is activated.. .
Samsung Electronics Co., Ltd.
04/30/15
20150117121

Semiconductor memory apparatus and data storage and power consumption


A semiconductor memory apparatus includes a write driver configured to transfer input data to a data storage region. The semiconductor memory apparatus may also include a sense amplifier configured to sense and amplify the data stored in the data storage region and output output data.
Sk Hynix Inc.
04/30/15
20150117080

Multi-chip package and memory system


A multi-chip package includes a first group of memory chips that includes a first memory chip and a second memory chip, a second group of memory chips that includes at least one memory chip, a first internal wiring system that couples the first memory chip and the second memory chip to a first terminal configured to receive a chip-enable signal, a second internal wiring system that couples the at least one memory chip to a second terminal configured to receive the chip-enable signal. The first memory chip and the second memory chip each include a chip address memory region configured to store an address associated with the memory chip, and an address rewrite module configured to rewrite the address associated with the memory chip and stored in the chip address memory region in response to an external operation..
Kabushiki Kaisha Toshiba
04/23/15
20150113236

Memory controller


A memory controller includes an digitally programmable delay unit having a selectable delay time receiving a read-enable signal and outputting a delayed read-enable signal. The delay time is selected in response to an externally applied delay-control signal.
Samsung Electronics Co., Ltd.
04/23/15
20150110057

Mobile communications terminal, and controlling radio frequency power amplifier thereof


The present invention discloses a mobile communications terminal. The mobile communications terminal includes a signal processing module and a radio frequency power amplifier, where the signal processing module outputs, to a radio frequency signal input end of the radio frequency power amplifier, a radio frequency signal corresponding to one group of data packets, and synchronously outputs an enable signal to an enable signal input end of the radio frequency power amplifier; and the signal processing module periodically stops outputting the enable signal to the enable signal input end within first predetermined duration, and outputs, to the radio frequency signal input end, a radio frequency signal corresponding to at least one piece of pilot data and synchronously outputs the enable signal to the enable signal input end within second predetermined duration..
Huawei Device Co., Ltd.
04/23/15
20150109841

Semiconductor device and operating the same


A semiconductor device comprises a memory block having a content addressable memory (cam) cell array storing data for internal operation conditions, and a memory cell array. The semiconductor device also comprises a page buffer to program data in the memory block or read the data programmed in the memory block; a control logic to activate a reset enable signal for initializing the page buffer during a reset operation and output the activated reset enable signal; and a power-supply controller to output a reset control signal for initializing the page buffer when the reset enable signal is activated, and provide a page buffer power-supply signal to the page buffer.
Sk Hynix Inc.
04/16/15
20150103757

Wireless transmission device and connecting device


An exemplary embodiment of the present disclosure illustrates a wireless transmission device. The wireless transmission device includes a processor, a remote module, and a transmission module.
Lite-on Electronics (guangzhou) Limited
04/16/15
20150102793

Synchronous rectification control method and control circuit and switching voltage regulator


In one embodiment, a synchronous rectification control method can include: (i) setting or updating a count value when a rectification switch is turned on; (ii) generating an off enable signal after a delay time corresponding to the count value has elapsed; (iii) turning off the rectification switch based on the off enable signal, and comparing a drain-source voltage of the rectification switch against a reference voltage; and (iv) generating a comparison signal for updating the count value based on the drain-source voltage and the reference voltage.. .
Silergy Semiconductor Technology (hangzhou) Ltd
04/02/15
20150095733

Method and testing surface mounted devices


An apparatus comprising a plurality of devices connected in series with one another, each of the devices comprising a test enable pin for receiving a test enable signal that indicates enablement of a test mode, and a test output pin for outputting a test output signal in the test mode, and a controller coupled to the devices and comprising an additional test output pin for outputting a test channel output signal, wherein a failure of at least one of the test output signals and the test channel output signal indicates the existence of one or more potential defects associated with the plurality of devices and the controller.. .
Conversant Intellectual Property Management Inc.
04/02/15
20150092503

Method and apparatus for memory command input and control


Memories containing command decoder, chip enable, and signal truncation circuits are disclosed. One such command decoder circuit may include command decoder logic configured to receive command signals and output a decoded command to an interconnect bus responsive to a chip select signal having an active state.
Micron Technology, Inc.
04/02/15
20150092502

Circuit to generate a sense amplifier enable signal


A circuit includes a tracking bit line, a tracking unit connected to the tracking bit line and a detection unit. The tracking unit is configured to receive a first control signal and configured to selectively charge or discharge a voltage on the tracking bit line in response to the first control signal.
Taiwan Semiconductor Manufacturing Company, Ltd.
04/02/15
20150092475

Pseudo retention till access mode enabled memory


A memory configurable to be used in an rta mode includes an input latch configured to receive an input address bus and to generate a latched address bus that corresponds to a memory location. An address flop is configured to save the latched address and to generate a flopped address.
Texas Instruments Incorporated
03/26/15
20150085566

Input trigger independent low leakage memory circuit


Wordline-driver biasing and column-based source-biasing circuitry facilitate reduced current leakage, for example, in soc device sram circuits in a manner that is independent of the read/write/standby operating mode, and without an external trigger. Wordline-driver-biasing circuitry turns off (i.e., decouples from system power) wordline-drivers that are connected to unselected wordlines during read/write operations using one of a decoder-enable signal, which is generated in response to row address values, or based on the activation of a self-timing internal clock, which is generated by the memory circuit when it is activated (i.e., switched from standby to read/write mode).
Synopsys, Inc.
03/19/15
20150078765

Signal generating circuit, optical signal transmitting apparatus, signal receiving circuit, establishing optical signal synchronization, and optical signal synchronization system


To enable signal position detection, frequency offset compensation, clock offset compensation, and chromatic dispersion amount estimation in a communication system based on coherent detection using an optical signal, even on a signal having a great offset in an arrival time depending on a frequency due to chromatic dispersion. An optical signal transmitting apparatus generates specific frequency band signals having power concentrated on two or more specific frequencies and transmits a signal including the specific frequency band signals.
Nippon Telegraph And Telephone Corporation
03/19/15
20150078762

Signal generating circuit, optical signal transmitting apparatus, signal receiving circuit, establishing optical signal synchronization, and optical signal synchronization system


To enable signal position detection, frequency offset compensation, clock offset compensation, and chromatic dispersion amount estimation in a communication system based on coherent detection using an optical signal, even on a signal having a great offset in an arrival time depending on a frequency due to chromatic dispersion. An optical signal transmitting apparatus generates specific frequency band signals having power concentrated on two or more specific frequencies and transmits a signal including the specific frequency band signals.
Nippon Telegraph And Telephone Corporation
03/19/15
20150077410

Display apparatus, power supply control controlling thereof


A display apparatus is provided. The display apparatus includes an interface configured to receive a data enable signal and a data signal, a power supply configured to supply power to an internal component, and a controller configured to determine whether to supply power to the internal component based on whether the data enable signal is received from an external apparatus through the interface, and configured to control the power supply to supply the power to the internal component based on the determination..
Samsung Electronics Co., Ltd.
03/19/15
20150077187

Dynamic error vector magnitude duty cycle correction


Aspects of this disclosure relate to dynamic error vector magnitude (devm) compensation. In one embodiment, an apparatus includes an amplifier, a low pass filter, and a bias circuit.
Skyworks Solutions, Inc.
03/12/15
20150074331

Nonvolatile memory package and nonvolatile memory chip


A nonvolatile memory package of an embodiment includes: a data terminal configured to receive a write command for a data; a first ce terminal; a second ce terminal; a ce selection terminal; and a selector coupled to the first ce terminal and the second ce terminal. The selector outputs one of a first chip-enable signal and a second chip-enable signal based on a ce selection signal.
Kabushiki Kaisha Toshiba
03/12/15
20150070976

Semiconductor device


There is provided, for example, a write assist circuit for controlling the voltage level of a memory cell power supply line coupled to an sram memory cell to be written in the write operation. The write assist circuit reduces the voltage level of the memory cell power supply line to a predetermined voltage level, in response to a write assist enable signal that is enabled in the write operation.
Renesas Electronics Corporation
03/12/15
20150070335

Pixel selection control method, driving circuit, display apparatus and electronic instrument


A pixel selection control method, driving circuit, display apparatus and electronic instrument are disclosed. A driving circuit includes a logic circuit configured to receive a reference signal associated with a line of pixels.
Sony Corporation
03/12/15
20150070334

Pixel selection control method, driving circuit, display apparatus and electronic instrument


A pixel selection control method, driving circuit, display apparatus and electronic instrument are disclosed. A driving circuit includes a logic circuit configured to receive a reference signal associated with a line of pixels.
Sony Corporation
03/12/15
20150070068

Internal voltage generator and generating internal voltage


An internal voltage generator includes an internal voltage control unit suitable for generate an enable signal based on a voltage level of an internal voltage, a clock control unit suitable for generate a control clock having a restricted toggling period based on the enable signal and a clock while controlling the toggling number of the control clock, and an internal voltage generation unit suitable for generate the internal voltage based on the control clock.. .
Sk Hynix Inc.
03/05/15
20150067423

A q-gating cell architecture to satiate the launch-off-shift (los) testing and an algorithm to identify best q-gating candidates


A method for creating an architecture to support q-gating for launch-off-shift (los) scan testing using a plurality of flip-flops is provided. The method may include applying a common clock signal to each clock input of the plurality of flip-flops and applying a gated scan enable signal to each scan enable input of the plurality of flip-flops.
International Business Machines Corporation
03/05/15
20150063051

Low power protection circuit


The present invention provides the low power protection circuit including a first voltage detector, a pulse generating circuit, a sr latch, and an output logic operation circuit. The low power protection circuit is adapted for a dynamic random access memory (dram) with dual operating voltages.
Nanya Technology Corporation
03/05/15
20150063044

Strobe signal generation device and memory apparatus using the same


A strobe signal generation device includes an enable signal generating section, a buffering section and a strobe signal driving section. The enable signal generation section generates a division enable signal in response a strobe signal.
Sk Hynix Inc.
03/05/15
20150062979

Constant voltage constant current control circuits and methods with improved load regulation


The present invention discloses cvcc circuits and methods with improved load regulation for an smps. In one embodiment, the cvcc can include: a voltage feedback circuit to generate an output voltage feedback signal; a current feedback circuit to generate an output current feedback signal; a control signal generating circuit that receives the output voltage feedback signal and the output current feedback signal, and generates a constant voltage/constant current control signal; a first enable signal generating circuit that compares a first reference voltage and the constant voltage/constant current control signal to generate a first enable signal; and a pwm controller that generates a pwm control signal based on the constant voltage/constant current control signal to control a main switch of the flyback smps..
Silergy Semiconductor Technology (hangzhou) Ltd
03/05/15
20150062212

Element substrate, printhead, and printing apparatus


An element substrate capable of suppressing occurrence of electromagnetic noise upon driving printing elements on an element substrate with long wiring lengths, preventing an operation error, and printing a high-quality image is provided. In the element substrate, plural element substrates each including printing elements are arrayed in an arrayed direction of the printing elements.
Canon Kabushiki Kaisha
03/05/15
20150061734

Interface circuit


According to one embodiment, a first pull-down transistor, a mode switching circuit, and a leak-cut circuit are provided. The first pull-down transistor pulls down an input/output terminal.
Kabushiki Kaisha Toshiba
03/05/15
20150061710

Semiconductor apparatus and test method


A test driver selection unit configured to enable a plurality of test driver selection signals in response to a test pulse and a test clock, and a plurality of drivers configured to receive the plurality of test driver selection signals, wherein each of the plurality of drivers is configured to output an output signal to a data bump in response to a test driver selection signal, data, and an output enable signal, and to receive a first driving voltage and a second driving voltage.. .
Sk Hynix Inc.
02/26/15
20150058690

Scan test circuit with scan clock


A scan test circuit includes: a pulse generator, for generating differential pulses according to a system clock signal; a functional path, including: a d-type latch clocked by the differential pulses; a test path, including: a scan latch clocked by a test clock signal; and a tri-state inverter. When a test enable signal is enabled, the generation of the differential pulses is disabled..
Mediatek Singapore Pte. Ltd.
02/26/15
20150058685

Method and system of testing semiconductor memory


A method of testing a semiconductor memory includes generating a logical value of a test pattern through an algorithm pattern generator included in a field programmable gate array. The generated logical value is programmed in a dut under the control of a dq signal responding to a dq enable signal that is generated from automatic test equipment and is then transferred to the field programmable gate array.
Samsung Electronics Co., Ltd.
02/26/15
20150055426

Novel sense amplifier scheme


A sense amplifier circuit comprising a pair of cross-coupled inverters and a data line charging circuit is disclosed. The cross-coupled inverters comprise a first inverter and a second inverter.
Taiwan Semiconductor Manufacturing Company Limited
02/26/15
20150055422

Semiconductor memory apparatus


A semiconductor memory apparatus includes a driving current control block configured to sense a resistance value of a dummy memory element, and generates a write driver control signal; and a write driving block configured to provide a driving voltage to a memory cell array in response to a write driver enable signal and the write driver control signal.. .
Sk Hynix Inc.
02/26/15
20150055415

Controller


According to one embodiment, controller includes a phase comparator that receives a data strobe signal outputted from a memory in response to a read enable signal, and a delayed data strobe signal formed by applying a delay to the data strobe signal, and outputs a result of comparison between phases of two signals. The controller also includes a duty control unit that corrects a duty of the read enable signal outputted to the memory based upon the comparison result of the phase comparator..
Kabushiki Kaisha Toshiba
02/26/15
20150055390

Content addressable memory


The present invention provides a content addressable memory capable of higher frequency operation than conventional. When a search enable signal supplied from a search control circuit is asserted, each of search line drivers transfers search data to each cam cell of a cam memory array via a search line pair.
Renesas Electronics Corporation
02/26/15
20150054718

Pixel circuit and display device using the same


Exemplary embodiments of the present invention relates to a pixel circuit for displaying an image of uniform luminance. The pixel circuit comprising an organic light emitting diode (oled), an rs trigger comprising a first terminal connected to a scan line, a second terminal connected to an enable line, and a third terminal connected to a data line, the rs trigger configured to generate an output signal according to an enable signal, a data signal, and a scan signal respectively received via the enable line, the data line, and the scan line, and a driving transistor comprising a first electrode connected to a first power source, a second electrode connected to an anode of the oled, and a gate electrode connected to an output terminal of the rs trigger, the driver transistor configured to control a current flowing through the oled in response to the output signal of the rs trigger..
Samsung Display Co., Ltd.
02/19/15
20150052317

Systems, devices, memory controllers, and methods for memory initialization


Systems, devices, memory controllers, and methods for initializing memory are described. Initializing memory can include configuring memory devices in parallel.
Micron Technology, Inc.


Popular terms: [SEARCH]

Enable Signal topics: Enable Signal, Control Unit, Electronic Device, Integrated Circuit, Semiconductor, Output Enable, Liquid Crystal, Liquid Crystal Display, Data Transfer, Buffer Circuit, Esd Protection Circuit, Protection Circuit, Electrostatic Discharge, Esd Protection, Programmable Memory

Follow us on Twitter
twitter icon@FreshPatents

###

This listing is a sample listing of patent applications related to Enable Signal for is only meant as a recent sample of applications filed, not a comprehensive history. There may be associated servicemarks and trademarks related to these patents. Please check with patent attorney if you need further assistance or plan to use for business purposes. This patent data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Enable Signal with additional patents listed. Browse our RSS directory or Search for other possible listings.
     SHARE
  
         





0.2556

3476

0 - 1 - 71