Follow us on Twitter
twitter icon@FreshPatents


Enable Signal patents

      

This page is updated frequently with new Enable Signal-related patent applications.




 Techniques for in-band signaling of service description updates in rtp patent thumbnailTechniques for in-band signaling of service description updates in rtp
Systems, methods, and devices of the various embodiments enable signaling, such as in-band signaling, of service description updates in real-time transport protocol (rtp) streaming over evolved multimedia broadcast multicast service (embms).. .
Qualcomm Incorporated


 Electrical interface module patent thumbnailElectrical interface module
This disclosure provides an electrical interface module including a signal processor, a switch, and a connection component, wherein the signal processor includes a first interface, a second interface, and a third interface; the first interface and the second interface of the signal processor are connected with the connection component through the switch, and configured to output differential signals; the third interface of the signal processor is connected with the switch, and configured to output an enable signal; and the switch is configured to be controlled by the enable signal to be closed so that the differential signals are output through the connection component.. .
Hisense Broadband Multimedia Technologies, Ltd.


 Memory with output control patent thumbnailMemory with output control
An apparatus, system, and method for controlling data transfer to an output port of a serial data link interface in a semiconductor memory is disclosed. In one example, a flash memory device may have multiple serial data links, multiple memory banks and control input ports that enable the memory device to transfer the serial data to a serial data output port of the memory device.
Conversant Intellectual Property Management Inc.


 Display device and a  driving same patent thumbnailDisplay device and a driving same
Present invention relates to a display device and a driving method thereof. In particular, the present invention is to provide a display device and a driving method thereof, which block at least one of scan signals output from gate lines according to an enable signal..
Lg Display Co., Ltd.


 Semiconductor devices and semiconductor systems patent thumbnailSemiconductor devices and semiconductor systems
A semiconductor system includes a first semiconductor device and a second semiconductor device. The first semiconductor device outputs a test mode enable signal and a switch control signal and receives test data.
Sk Hynix Inc.


 Integrated keeper circuit patent thumbnailIntegrated keeper circuit
Various implementations described herein are directed to a keeper circuit coupled to a bitline input path and configured to provide a first voltage source signal to the bitline input path based on a keeper enable signal. The keeper circuit may include an nmos transistor.
Arm Limited


 Semiconductor device and semiconductor system patent thumbnailSemiconductor device and semiconductor system
A semiconductor system includes a first semiconductor device suitable for outputting an external command and a termination control signal and being inputted with a data signal; and a second semiconductor device suitable for generating a termination enable signal in response to the external command and the termination control signal, generating a pull-up signal in response to the termination enable signal, and generating a pull-down signal in response to the termination enable signal and a test mode signal.. .
Sk Hynix Inc.


 Methods and  a configurable high-side nmos gate control with improved gate to source voltage regulation patent thumbnailMethods and a configurable high-side nmos gate control with improved gate to source voltage regulation
In described examples, a transistor has: a source and a drain coupled between a supply voltage and an output terminal; and a gate terminal. A charge pump has: an output node coupled to the gate terminal; and a clock input.
Texas Instruments Incorporated


 Semiconductor device and semiconductor system patent thumbnailSemiconductor device and semiconductor system
A semiconductor device may include a zq calibration circuit, a reference code setting circuit, a variable information generating circuit, and an internal circuit. The zq calibration circuit may perform a zq calibration operation in response to a zq calibration enable signal to generate a zq calibration code.
Sk Hynix Inc.


 Method and apparatus to minimize switching noise disturbance patent thumbnailMethod and apparatus to minimize switching noise disturbance
A power management circuit generates a reference voltage and distributes it to a plurality of independently-enabled regulator voltage reference circuits, each of which generates a predetermined voltage for a voltage regulator. Separate enable signals and enable pre-charge signals are distributed to each regulator voltage reference circuit.
Telefonaktiebolaget Lm Ericsson (publ)


Inductive sensing with differential inductance readout based on sense/reference lc-ring oscillators with a shared capacitor

For inductive sensing (such as for proximity switching), differential inductance readout is based on sense/reference resonators implemented as lc-ring oscillators, with ls/lr inductor coils and a shared (time-multiplexed) resonator capacitor. The ring oscillators include matched lsense/lref drivers time-multiplexed (by out enable signals), to provide lsense/lref resonator excitation signals to the lsense/lref resonators, based on resulting lsense/lref resonance measurements (such as of resonance state) acquired by the ring oscillators from the lsense/lref resonators.
Texas Instruments Incorporated

Power supply apparatus and control method thereof

A power switch circuit includes an oscillation circuit that generates a clock signal based on a supplied first voltage. A boosting circuit receiving the clock signal and boosting the first voltage based on the clock signal to output a boosted first voltage as a second voltage is provided.
Kabushiki Kaisha Toshiba

Nonvolatile memory device for performing duty correction operation, memory system, and operating method thereof

A nonvolatile memory device suitable for sequentially performing a zq calibration operation and a read operation in response to a zq calibration enable signal and a read enable signal. The nonvolatile memory device includes a duty ratio control block suitable for receiving the read enable signal, performing a duty correction operation and setting a duty ratio, in a zq calibration operation period, and receiving the read enable signal and outputting a duty-corrected clock based on the set duty ratio, in a read operation period; a clock generation block suitable for generating an internal clock signal in response to the duty-corrected clock; and a data output block suitable for outputting data outputted from an internal memory cell region, in synchronization with the internal clock signal..
Sk Hynix Inc.

Accurate glitch detection

Systems and techniques for detecting design problems in a circuit design are described. A higher-level abstraction of the circuit design can be synthesized to obtain a lower-level abstraction of the circuit design, and a mapping between signals in the higher-level abstraction and the signals in the lower-level abstraction.
Synopsys, Inc.

Indication device as well as door arrangement and aircraft with such an indication device

An indicating device for indicating a non-authorized opening of an aircraft door comprising a sensor for detecting a distance from the sensor to an object, a signaling device, a reset device coupled to the signaling device allowing the signaling device to be set into a first state following a reset operation, an enabling device, providing as an output signal, selectively, a disable signal and an enable signal, and a control device connected to the sensor, the signaling device and the enabling device. On receiving the disable signal, the control device changes into a first operating mode and on receiving the enable signal it changes into a second operating mode in which, based upon the signal received from sensor, it detects a distance change between the sensor and the object, and, on detecting a change, sets the signaling device into a second state until the reset operation is completed..
Airbus Operations Gmbh

Equalizer circuit and integrated circuit including the same

An equalizer circuit may include an equalizer controller and a plurality of equalizers. The equalizer controller may prove separate sets of enable signals, delay control signals and voltage control signals to the separate equalizers based on a control signal.
Samsung Electronics Co., Ltd.

Electronic comparison systems

An electronic comparison system includes input stages that successively provide bits of code words. One-shots connected to respective stages successively provide a first bit value until receiving a bit having a non-preferred value concurrently with an enable signal, and then provide a second, different bit value.
Purdue Research Foundation

Switched power control circuits for controlling the rate of providing voltages to powered circuits, and related systems and methods

Switched power control circuits for controlling the rate of providing voltages to powered circuits are disclosed. In one aspect, a switched power control circuit is provided that is configured to control activation of a headswitch circuit such that the headswitch circuit gradually provides a supply voltage to a powered circuit rather than providing full supply voltage in a substantially instantaneous manner.
Qualcomm Incorporated

Embedded logic analyzer and integrated circuit including the same

An embedded logic analyzer of an integrated circuit includes a comparison block configured to generate a capture data signal and a plurality of comparison enable signals based on an input data signal from one of function blocks included in the integrated circuit such that the comparison enable signals are activated respectively based on different comparison conditions; an operation block configured to perform a logic operation on the comparison enable signals to generate a data enable signal indicating a data capture timing; and packer circuitry configured to generate a packer data signal including capture data and capture time information based on the capture data signal, the data enable signal and a time information signal.. .
Samsung Electronics Co., Ltd.

Imaging device, image processing device, display control device and imaging display apparatus

A short delay time from imaging of an imaging element to displaying on a view finder is realized using a simple circuit configuration. In a live view mode, an image processing circuit performs image processing on imaging data from an image sensor, and generates image data of a display image.
Seiko Epson Corporation

Isolated output switching circuit

A semiconductor device includes an output switching device having an input node, an output node, and a control input node. The control input node enables an input voltage applied to the input node to be switched to the output node.
Texas Instruments Incorporated

Dynamic error vector magnitude duty cycle correction

Aspects of this disclosure relate to dynamic error vector magnitude (devm) compensation. In one embodiment, an apparatus includes an amplifier, a low pass filter, and a bias circuit.
Skyworks Solutions, Inc.

Voltage generation circuit

A voltage generation circuit includes a voltage detection unit configured to detect a voltage level of an internal voltage and generate a detection signal, a first voltage control unit configured to be applied with a driving voltage and generate a voltage control signal in response to the detection signal, a voltage generation unit configured to generate the internal voltage in response to the voltage control signal, and a second voltage control unit configured to change a voltage level of the driving voltage in response to a voltage generation enable signal and the detection signal.. .
Sk Hynix Inc.

Pulse-drive resonant clock with on-the-fly mode change

A pulse-drive resonant clock with on-the fly mode changing provides robust operation in a resonant clock distribution network, in particular for processor circuits having a dynamically-varied operating frequency. The clock drivers for the resonant clock distribution network include a pulse width control circuit having selectable operating modes corresponding to multiple clocking modes of the resonant clock distribution network.
International Business Machines Corporation

Pulse-drive resonant clock with on-the-fly mode change

A pulse-drive resonant clock with on-the fly mode changing provides robust operation in a resonant clock distribution network, in particular for processor circuits having a dynamically-varied operating frequency. The clock drivers for the resonant clock distribution network include a pulse width control circuit having selectable operating modes corresponding to multiple clocking modes of the resonant clock distribution network.
International Business Machines Corporation

Display device

Disclosed is a display device that includes an array substrate that includes a display region and a first non-display region, and includes a signal line connected to a pixel in the display region; a first signal transfer line that is at the first non-display region and transfers a test signal, and a second signal transfer line that transfers a test enable signal; a connection pattern connected to the first signal transfer line; a test transistor that is connected between the signal line and the connection pattern, and is connected to the second signal transfer line; and an electrostatic induction element that includes a dummy device in the form of either a dummy pattern and/or a dummy test transistor, the dummy pattern including a dummy connection pattern connected to the first signal transfer line, the dummy test transistor connected to the second signal transfer line.. .
Lg Display Co., Ltd

Interfaces and die packages, and appartuses including the same

A memory device includes a memory die package including a plurality of memory dies, an interface device including an interface circuit, and a memory controller configured to control the interface with control data received from at least one of the plurality of memory dies. The interface device of the memory device is configured to divide and multiplex an io channel between the memory die package and the memory controller into more than one channel using the control data receive from the at least one of the plurality of memory dies.
Micron Technology, Inc.

Demodulator for near field communication, near field communication device, and electronic device having the same

A demodulator for a near field communication (nfc) includes a first rectifier, a shifting rectifier, a field monitor and an edge detector. The first rectifier receives an antenna voltage through a first power terminal and a second power terminal, rectifies the antenna voltage and provides a first rectified signal to a first node.
Samsung Electronics Co., Ltd.

Semiconductor device and controlling the semiconductor device

A semiconductor device includes: a clock synchronizing circuit that operates in synchronization with a clock; an enable signal generating circuit that generates an enable signal in an operation period during which the clock synchronizing circuit is operated; and a clock supplying circuit that supplies a clock to the clock synchronizing circuit or stop the supply of the clock according to the enable signal when a clock frequency is equal to or lower than a predetermined frequency, and supply a clock to the clock synchronizing circuit, irrespective of the enable signal, when the clock frequency is higher than the predetermined frequency.. .
Fujitsu Limited

Power control device and method thereof

An embodiment relates to a power control device and a technology capable of stably supplying power when an electrical fuse boots up. The power control device includes a power supply unit, a power driving unit, and an electrical fuse unit.
Sk Hynix Inc.

Semiconductor memory device and i/o control circuit therefor

An i/o control circuit, includes a mode setting unit configured to generate a first mode signal, a second mode signal, a third mode signal, and a fourth mode signal in accordance with one of a plurality of i/o option modes, a first control signal generation unit configured to generate a first mode determination signal and a first control signal enable signal in response to the first i/o option signal and the first mode signal, and a second control signal generation unit configured to generate a second control signal enable signal, a third control signal enable signal, and a fourth control signal enable signal in response to a second i/o option signal, the first mode determination signal, the second mode signal, the third mode signal, and the fourth mode signal.. .
Sk Hynix Inc.

Clock generation device and semiconductor device including the same

A clock generation device and a semiconductor device including the same are disclosed, which may tune an internal clock to a desired frequency. The clock generation device may include an oscillator configured to tune an oscillation signal in response to a tuning signal, and adjust a period of an internal clock.
Sk Hynix Inc.

Particle beam therapy device

A device controller controls an acceleration-related devices and an extraction-related devices of an accelerator for accelerating and extracting a particle beam, in such a way that the controller checks, at a time point when receiving a master clock pulse, that preparation for operating the acceleration-related devices is completed and then commands the acceleration-related devices to operate in accordance with an operation pattern corresponding to a prescribed energy of the particle beam, and commands the acceleration-related devices to operate in accordance with an extracting operation pattern when an extraction enable signal indicating that the particle beam reaches the prescribed energy is turned on and an extraction-related device setting-status signal indicating that completion of setting the extraction-related devices for the prescribed energy is on.. .
Mitsubishi Electric Corporation

Inverter, in particular as part of a power generation network, and method

An inverter for converting dc power of a generator into grid-conforming ac power includes an inverter bridge circuit and a scanning circuit configured to trace at least one part of a characteristic curve of the generator to determine an mpp power value (pmpp). The scanning circuit is configured, in the case of a derating to a derated power (pred), to trigger a tracing of the characteristic curve with provision of a first power profile deviating from the derated power (pred) if an enable signal is present at the inverter, and to indicate a start and an end of the tracing by outputting a start signal and an end signal, respectively.
Sma Solar Technology Ag

A driving power supply oled

The present invention discloses a driving power supply apparatus for oled. Wherein it comprises a power board connecting to a motherboard and a oled screen, the motherboard comprises a standby circuit, a timing control module, a first and second transformer modules and a pfc circuit, the standby circuit connects to the timing control module and the motherboard, the timing control module connects to the pfc circuit, the motherboard and the first and second transformer modules, which connect to the motherboard and the pfc circuit.
Shenzhen Skyworth-rgb Electronic Co., Ltd

On-die termination enable signal generator, semiconductor apparatus, and semiconductor system

A semiconductor apparatus may include an on-die termination (odt) enable signal generator configured to enable an odt enable signal in response to a data strobe signal, or enable the odt enable signal in response to a command latch enable signal and an address latch enable signal. The semiconductor apparatus may include an odt circuit configured to perform an odt operation in response to the odt enable signal..
Sk Hynix Inc.

Memory controller for strobe-based memory systems

An integrated circuit (ic) memory controller is disclosed. The memory controller includes a receiver to receive a strobe signal and provide an internal strobe signal.
Rambus Inc.

Add-on device and server using the same

An add-on device includes an interface, an identification module, an enable module, and a function module. The identification module is used to output an identification signal.
Hon Hai Precision Industry Co., Ltd.

Integrated circuit and electronic apparatus including integrated circuit

An integrated circuit and an electronic apparatus including the same. The electronic apparatus includes a scan input processing circuit, a selection circuit and a scanning circuit.
Samsung Electronics Co., Ltd.

Voltage generator with charge pump and related methods and apparatus

Aspects of this disclosure relate to voltage generators, such as negative voltage generators. In certain configurations, a negative voltage generator includes a charge pump controllable by a clock signal and configured to provide a negative voltage at an output node, an oscillator configured to activate based on an enable signal and to provide the clock signal to the charge pump, a comparator configured to generate the enable signal based on comparing a feedback voltage with a reference value, a voltage divider electrically connected between a positive voltage node and the output node and configured to generate the feedback voltage at a feedback node, and a start-up capacitor electrically connected between the positive voltage node and the feedback node and configured to control a settling time of the feedback voltage..
Skyworks Solutions, Inc.

Envelope tracking power converter

A tracking power converter for a radio frequency power amplifier includes a boost converter circuit, a switching network circuit, a filter circuit, and a controller circuit. The boost converter circuit provides a boosted voltage in response to a battery voltage.
Adx Research, Inc.

Semiconductor memory device

According to one embodiment, a semiconductor memory device includes a first memory cell array including a first memory cell having a variable resistive element, a second memory cell array including a second memory cell having the variable resistive element, a reference signal generation circuit which generates a reference signal, a sense amplifier having a first input terminal and a second input terminal, and a read enable control circuit which generates a read enable signal in accordance with a command from outside and control switching between a single cell read mode and a twin cell read mode.. .
Kabushiki Kaisha Toshiba

Video signal transmission apparatus

The video signal transmission apparatus according to the present disclosure transmits a pixel clock, signals, and image data which all are supplied from a video signal source. The signals include a vertical synchronizing signal, a horizontal synchronizing signal, a data enable signal, and a field signal.
Panasonic Intellectual Property Management Co., Ltd.

Clock gating circuit that operates at high speed

A clock gating circuit includes a first precharge unit charging a first node based on a clock signal, a second precharge unit charging a second node based on the clock signal, a first discharge unit discharging the first node based on the clock signal, a second discharge unit discharging the second node based on the clock signal, a first cross-coupled maintain unit maintaining the first node at a charge state according to a voltage level of the second node, a second cross-coupled maintain unit maintaining the second node at a charge state according to a voltage level of the first node, and a control unit controlling the first and second discharge units to discharge the first node or the second node on the basis of a clock enable signal.. .
Samsung Electronics Co., Ltd.

Self repair device and method thereof

A self repair device may include: an electrical fuse array configured to store bit information of a failed address in a fuse; an electrical fuse controller configured to store a row address or column address corresponding to a failed bit when a failure occurs, generate a repair address by comparing a failed address inputted during a test to the address stored therein, output a rupture enable signal for controlling a rupture operation of the electrical fuse array, and output row fuse set data or column fuse set data in response to the failed address; and a row/column redundancy unit configured to perform a row redundancy or column redundancy operation in response to the row fuse set data or the column fuse set data applied from the electrical fuse array.. .
Sk Hynix Inc.

Sense amplifier driving device and semiconductor device including the same

An embodiment relates to a sense amplifier driving device for stabilizing bit line precharge power when a post-overdriving operation is performed. The sense amplifier driving device includes a power driving unit configured to supply a first pull-up voltage and a pull-down voltage to a pull-up power line and a pull-down power line during a post-overdriving period and a driving signal generation unit configured to generate a pull-up driving signal and a pull-down driving signal activated during the post-overdriving period in order to control the driving of the power driving unit.
Sk Hynix Inc.

Display device and driving the same

A display device includes a buffer connected to a data line of a display panel, a bias-mode verification unit which generates a bias-mode signal based on an nth image data signal and an mth image data signal (“m” is a natural number smaller than “n”) corresponding to the data line, a data selecting unit which selects one of a plurality of bias enable signals having different duty ratios from one another based on the bias-mode signal, a control signal generating unit which generates a switching control signal based on the bias enable signal selected by the data selecting unit, and a bias control unit which applies, to the buffer, at least one of a plurality of bias control signals having different levels from one another in an output period defined by the switching control signal.. .
Samsung Display Co., Ltd.

Scan driver, organic light emitting diode display device and display system including the same

A scan driver of an organic light emitting diode (oled) display device includes a plurality of sequentially-connected stages each connected to a plurality of pixels through a plurality of first-scan lines and a plurality of second-scan lines. Each stage of the sequentially-connected stages includes a common driver and a sub-driver unit.
Samsung Display Co., Ltd.

Input/output (i/o) line test device and controlling the same

An input/output (i/o) line test device and a method for controlling the same are disclosed, which may relate to a technology for testing a base die having no cell using various patterns. The i/o line test device may include an interface controller configured to perform signal transmission/reception between a pad and an input/output line (iol), and a signal transceiver configured to perform signal transmission/reception between the iol and a through silicon via (tsv).
Sk Hynix Inc.

Programming verification control circuit and control thereof

A programming verification control circuit is disclosed, including: a first decoder circuit for decoding a word line of a memory bit; a first drive circuit for receiving a first voltage and providing the first voltage to the word line of the memory bit based on a decoding result of the first decoder circuit; a second decoder circuit for decoding a control gate of the memory bit; a second drive circuit for receiving a second voltage and providing the second voltage to the control gate of the first memory bit based on a decoding result of the second decoder circuit; and a voltage equalizer for receiving the first voltage, the second voltage and a first enable signal and, in event of the first enable signal being valid, controlling the first voltage and the second voltage to be conducted. A method for controlling the programming verification control circuit is also disclosed..
Shanghai Huahong Grace Semiconductor Manufacturing Corporation

Display device with trace loss compensation function

A display device including a plurality of scan lines and a scan driver is provided. The scan driver is coupled to the scan lines each being coupled to a plurality of pixels.
Innolux Corporation



Enable Signal topics:
  • Enable Signal
  • Control Unit
  • Electronic Device
  • Integrated Circuit
  • Semiconductor
  • Output Enable
  • Liquid Crystal
  • Liquid Crystal Display
  • Data Transfer
  • Buffer Circuit
  • Esd Protection Circuit
  • Protection Circuit
  • Electrostatic Discharge
  • Esd Protection
  • Programmable Memory


  • Follow us on Twitter
    twitter icon@FreshPatents

    ###

    This listing is a sample listing of patent applications related to Enable Signal for is only meant as a recent sample of applications filed, not a comprehensive history. There may be associated servicemarks and trademarks related to these patents. Please check with patent attorney if you need further assistance or plan to use for business purposes. This patent data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Enable Signal with additional patents listed. Browse our RSS directory or Search for other possible listings.


    0.4552

    file did exist - file did put2496

    3 - 1 - 51