FreshPatents.com Logo
Enter keywords:  

Track companies' patents here: Public Companies RSS Feeds | RSS Feed Home Page
Popular terms

[SEARCH]

Central Processing Unit topics
Central Processing Unit
Speech Recognition
User Interface
Storage Device
Alarm System
Constraints
Electronic Device
Embedded System
Application Program
Functional Specification
Control Flow
Application Programming Interface
Data Storage
Optical Fiber
Solid Structure

Follow us on Twitter
twitter icon@FreshPatents

Web & Computing
Cloud Computing
Ecommerce
Search patents
Smartphone patents
Social Media patents
Video patents
Website patents
Web Server
Android patents
Copyright patents
Database patents
Programming patents
Wearable Computing
Webcam patents

Web Companies
Apple patents
Google patents
Adobe patents
Ebay patents
Oracle patents
Yahoo patents

[SEARCH]

Central Processing Unit patents



      
           
This page is updated frequently with new Central Processing Unit-related patent applications. Subscribe to the Central Processing Unit RSS feed to automatically get the update: related Central RSS feeds. RSS updates for this page: Central Processing Unit RSS RSS


System and method for managing continued attention to distance-learning content

Method and device for controlling uplink power

Magnetoresistive detection system and method for detection of magnetic image of bank notes

Date/App# patent app List of recent Central Processing Unit-related patents
08/14/14
20140228108
 Dynamic allocation of computing resources in remote gaming environment patent thumbnailDynamic allocation of computing resources in remote gaming environment
Embodiments of the present invention monitor and dynamically allocate computing resources to game sessions running within a game service. A game service provides a remote gaming environments to which users connect over a wide area network, such as the internet.
08/14/14
20140227674
 System and method for managing continued attention to distance-learning content patent thumbnailSystem and method for managing continued attention to distance-learning content
Management of a user's continued attention to distance learning content using a general purpose computer having a central processing unit, an operating system configured to run multiple program applications concurrently, and a player suitable for presenting the distance learning content. A distance learning module comprises code executable on the central processing unit, as one of the multiple program applications.
08/14/14
20140226578
 Method and device for controlling uplink power patent thumbnailMethod and device for controlling uplink power
The present invention proposes a method and device for controlling uplink power. A central processing unit firstly determines a path loss generation mode for a user equipment according to a predetermined rule and then transmits an instruction to the user equipment, the instruction including the determined path loss generation mode so that the user equipment determines uplink power of fee user equipment according to the path loss generation mode.
08/14/14
20140224877
 Magnetoresistive detection system and method for detection of magnetic image of bank notes patent thumbnailMagnetoresistive detection system and method for detection of magnetic image of bank notes
A system and method for obtaining a fill image of a bank note being processed. At least one magnetoresistive detector is employed to obtain line-scan sensings of a bank note as the note passes.
08/07/14
20140223157
 Computer system having voice-control function and voice-control method patent thumbnailComputer system having voice-control function and voice-control method
The invention discloses a computer system having voice-control function. The computer system includes a voice-recognition module, a shared memory, a microcontroller, a power-management module and a central processing unit.
08/07/14
20140223154
 Computer system patent thumbnailComputer system
A computer system is disclosed. The computer system comprises a near field communication (nfc) tag and a computer.
08/07/14
20140223127
 System and method for virtual hardware memory protection patent thumbnailSystem and method for virtual hardware memory protection
A memory protection unit including hardware logic. The hardware logic receives a transaction from a virtual central processing unit (cpu) directed at a bus slave, the transaction being associated with a virtual cpu identification (id), wherein the virtual cpu is implemented on a physical cpu.
08/07/14
20140222960
 Method and apparatus for rapid data distribution patent thumbnailMethod and apparatus for rapid data distribution
A method and an apparatus for rapid data distribution, the method includes: sending, by a central processing unit, data description information to a rapid forwarding module, where the data description information includes an address and length information of data requested by a user; reading, by the rapid forwarding module according to the data description information, the data requested by the user and forwarding the data requested by the user to a network interface controller; and sending, by the network interface controller, the data requested by the user to the user. By using the method provided in the present invention, after services are increased, only the network interface controller and a storage device need to be added, and cost for the memory and the central processing unit does not need to be increased..
08/07/14
20140222197
 System and method for monitoring operation of an autonomous robot patent thumbnailSystem and method for monitoring operation of an autonomous robot
A system and method for monitoring operation of an autonomous robot. In one aspect, the invention can be a method comprising: defining, with a central processing unit of the autonomous robot, a perimeter of an area of confinement; storing the perimeter of the area of confinement within a memory device of the autonomous robot as map data; transmitting the map data from a transceiver of the autonomous robot to a server; overlaying, by the server, the area of confinement onto a satellite image corresponding to a geographic location that includes the area of confinement to create a visual representation of the area of confinement overlaid onto the satellite image; transmitting, from the server to an external device, the visual representation of the area of confinement overlaid onto the satellite image; and displaying, on a display, the visual representation of the area of confinement overlaid onto the satellite image..
08/07/14
20140219445
 Processors including key management circuits and methods of operating key management circuits patent thumbnailProcessors including key management circuits and methods of operating key management circuits
A system on chip includes a central processing unit and a key manager coupled to the central processing unit. The key manager includes a random number generator configured to generate a key and a key memory configured to store the key and a user setting value associated with the key..
08/07/14
20140218378
System on chip for updating partial frame of image and method of operating the same
A system on chip (soc) and a method of operating the same are provided. The soc includes a central processing unit (cpu) controlling a memory operation and a display operation on a current frame of an image based on generation of the image and an interrupt signal; an image generator requesting data of the current frame from a memory according to control of the cpu; a ud unit determining whether the current frame is updated, detecting whether an update region is a partial frame based on virtual addresses included in a request of the image generator, and outputting the interrupt signal corresponding to the update region to the cpu; a memory controller storing the update region in the memory according to the control of the cpu; and a display controller accessing the memory and outputting the update region to a display device according to the control of the cpu..
08/07/14
20140218376
System and method for image processing
A system and method for image processing are provided. The system comprises a main computing device and a secondary computing device.
07/31/14
20140215613
Attack resistant computer system
A computer system where a second, dedicated processor (sometimes called an spu, to distinguish from the central processing unit (cpu)) has logic to manage and control an intrusion detection hardware set and an intrusion response hardware set. The intrusion response hardware detects physical intrusions (for example, cryogenic attacks), and the response hardware set responds in various ways to attempt to protect the sensitive data in a volatile memory from the detected physical intrusion.
07/31/14
20140215470
Parallel processing with proactive solidarity cells
A method and apparatus for processing information in parallel uses autonomous computer processing cells to perform tasks needed by a central processing unit. Each cell in the system is connected through a switching fabric, which facilitates connections for data transfer and arbitration between all system resources.
07/31/14
20140214434
Method for processing sound data and circuit therefor
A sound data processing apparatus includes a central processing unit for controlling predetermined processing in the apparatus, a rewritable ram, a decoder performing the decoding processing for sound data, and an interface unit for being fitted with an external memory. The sound data processing apparatus reads a driver from the external memory mounted in the interface unit and stores the read driver into the ram, and reads the sound data from the external memory with the driver and processes the read sound data.
07/31/14
20140213927
Physiologic change sensor probe
Embodiments of the present invention are directed to a temperature sensing device that can comprise an elastic ring structure. The temperature sensing device can further comprise a transducer device, such as a temperature sensor, and a microprocessor, memory and wireless transmitter.
07/31/14
20140211808
Switch with dual-function management port
Communication apparatus includes a switch, which includes switching logic, multiple ports for connection to a network, and a management port, and which is configured to assign both a first link-layer address and a second link-layer address to the management port. A host processor includes a memory and a central processing unit (cpu), which is configured to run software implementing a management agent for managing functions of the switch.
07/31/14
20140211773
Vehicle wireless router
A vehicle wireless router includes a printed circuit board, a cigarette lighter port, a central processing unit, a network module and an antenna unit. The printed circuit board is electrically connected to the cigarette lighter port, the central processing unit, the network module and the antenna unit.
07/31/14
20140211406
Storage device and motherboard for supporting the storage device
A motherboard assembly includes a motherboard and a storage device. The motherboard includes an expansion slot, a platform controller hub (pch), a power circuit, a central processing unit (cpu), and a switch unit.
07/31/14
20140208955
Devices and methods for controlling the heating and cooling of water in beverage dispensers
Bottled water dispensers are disclosed that include a cabinet having an exterior portion and an interior portion. The interior portion of the cabinet is configured to house a water bottle in an upright position.
07/24/14
20140208031
Apparatus and method for memory-hierarchy aware producer-consumer instructions
An apparatus and method are described for efficiently transferring data from a producer core to a consumer core within a central processing unit (cpu). For example, one embodiment of a method comprises: a method for transferring a chunk of data from a producer core of a central processing unit (cpu) to consumer core of the cpu, comprising: writing data to a buffer within the producer core of the cpu until a designated amount of data has been written; upon detecting that the designated amount of data has been written, responsively generating an eviction cycle, the eviction cycle causing the data to be transferred from the fill buffer to a cache accessible by both the producer core and the consumer core; and upon the consumer core detecting that data is available in the cache, providing the data to the consumer core from the cache upon receipt of a read signal from the consumer core..
07/24/14
20140207992
Processor with tightly coupled smart memory unit
An information processor includes a central processing unit core and a direct memory access unit connected to the central processing unit core. The information processor further includes at least one tightly coupled smart memory unit connected to the central processing unit core.
07/24/14
20140207740
Isolating resources and performance in a database management system
Techniques for tenant performance isolation in a multiple-tenant database management system are described. These techniques may include providing a reservation of server resources.
07/24/14
20140207576
Digital advertising cellular display system
A digital advertising cellular display system comprising a retail outlet having at least one location for displaying goods and services for purchase, at least one electronic display means located proximal the location for displaying goods and services with electronic display means displaying consumer information images, videos, and audios therefrom, a central processing unit located in each of said electronic display means, and at least one offsite control center in wireless communication with the electronic display means for transferring control information and product and services advertisement and product and services information between the offsite control center and the electronic display means.. .
07/24/14
20140204102
Using graphics processing units in control and/or data processing systems
A graphics processing unit (gpu) can be used in control and/or data processing systems that require high speed data processing with low input/output latency (i.e., fast transfers into and out of the gpu). Data and/or control information can be transferred directly to and/or from the gpu without involvement of a central processing unit (cpu) or a host memory.
07/24/14
20140204099
Direct link synchronization communication between co-processors
Systems, apparatus, articles, and methods are described including operations to communicate synchronization notifications between a co-processor graphic data producer and a co-processor graphic data consumer via a direct link without passing such communications through the central processing unit.. .
07/24/14
20140204045
Information input unit, information input method, and computer program
A central processing unit (cpu) monitors whether a predetermined event (pressing of a sleep release button, an incoming call, an alarm ring sound, or the like) is generated. When the predetermined event is generated, a sensitivity detection unit sets a sensitivity threshold value for input detection to a threshold value of a high-sensitivity mode, and the cpu displays a screen corresponding to the event.
07/17/14
20140201728
Software update methodology
Software update information is communicated to a network appliance either across a network or from a local memory device. The software update information includes kernel data, application data, or indicator data.
07/17/14
20140201606
Error protection for a data bus
A system for providing error detection or correction on a data bus includes one or more caches coupled to a central processing unit and to a hub by one or more buses. The system also includes a plurality of arrays, each array disposed on one of the buses.
07/17/14
20140201301
Single microcontroller based management of multiple compute nodes
An apparatus for compute module management is described herein. The apparatus includes a host system and a logic solution.
07/17/14
20140199860
Central processing unit socket assembly
A central processing unit socket assembly includes a socket mounted on a circuit board, a locking apparatus, and a cover. The cover includes a main plate, a resilient first locking portion formed on a first end of a first surface of the main plate, a second locking portion formed on a second end of the first surface of the main plate opposite to the first locking portion, and a number of connecting pins protruding out from a second surface of the main plate opposite to the first surface of the main plate.
07/10/14
20140195840
Method for power management and an electronic system using the same
A power-management method is provided, and the power-management method includes setting a central processing unit in a first low-power state when receiving a second low-power state request requiring the central processing unit to enter the second low-power state, obtaining first idle periods of the peripheral modules respectively to determine a second idle period according to the first idle periods of the peripheral modules, determining whether the peripheral modules have not sent a data-access request during the second idle period, setting the central processing unit in the second low-power state when the peripheral modules have not sent the data-access request during the second idle period, wherein each first idle period is an interval period between two data transmissions of each peripheral module.. .
07/10/14
20140195835
System and method for providing power savings in a processor environment
Particular embodiments described herein can offer a method that includes powering down a root port; initiating a first downstream cycle by a central processing unit (cpu) to the root port; identifying a power up activity for the cpu; and triggering an exit flow for a power state in conjunction with sending a second downstream cycle to the root port. In more particular embodiments, the triggering of the exit flow for the power state and the sending of the second downstream cycle to the root port occurs in a substantially parallel fashion.
07/10/14
20140195726
Controller, data storage device and data storage system having the controller, and data processing method
A controller, a data storage device and a data storage system including the controller, and a data processing method are provided. The controller may process a plurality of instructions in parallel by including a plurality of address translation central processing units (cpus) in a multi-channel parallel array structure, thereby improving the performance of a semiconductor memory system..
07/10/14
20140195712
Processor module, micro-server, and method of using processor module
A processor module includes at least one storage device, at least one central processing unit (cpu) that uses a preset interface, and a module controller to relay a connection between a common interface bus formed on the based board and an interface used by the cpu.. .
07/10/14
20140195081
System and method for incipient drive of slow charger for a vehicle with electric motor
Disclosed herein is a system and method for incipient drive of a slow charger for a vehicle. Specifically, an incipient drive entry of the slow charger used when a battery is charged in an electric vehicle (ev) or a plug-in hybrid electric vehicle (phev) may be performed.
07/10/14
20140192994
Noise cancelling headphone
A noise cancelling headphone includes a headphone body, a audio player and a central processing unit. The headphone body includes a headband, a first speaker unit and a second speaker unit.
07/10/14
20140192073
Graphic processor based accelerator system and method
An accelerator system is implemented on an expansion card comprising a printed circuit board having (a) one or more graphics processing units (gpu), (b) two or more associated memory banks (logically or physically partitioned), (c) a specialized controller, and (d) a local bus providing signal coupling compatible with the pci industry standards (this includes but is not limited to pci-express, pci-x, usb 2.0, or functionally similar technologies). The controller handles most of the primitive operations needed to set up and control gpu computation.
07/10/14
20140192069
Apparatus and method for memory-hierarchy aware producer-consumer instruction
An apparatus and method are described for efficiently transferring data from a core of a central processing unit (cpu) to a graphics processing unit (gpu). For example, one embodiment of a method comprises: writing data to a buffer within the core of the cpu until a designated amount of data has been written; upon detecting that the designated amount of data has been written, responsively generating an eviction cycle, the eviction cycle causing the data to be transferred from the buffer to a cache accessible by both the core and the gpu; setting an indication to indicate to the gpu that data is available in the cache; and upon the gpu detecting the indication, providing the data to the gpu from the cache upon receipt of a read signal from the gpu..
07/10/14
20140192051
Offloading tessellation from a graphics processor to a central processing unit
In accordance with some embodiments, tessellation may be implemented in part on a central processing unit and in part on a graphics processing unit. The part that may be performed on a central processing unit may be a pre-computation stage in which the possible combinations of vertex stitching are computed and stored as a bit mask in a bidirectional array.
07/03/14
20140189708
Terminal and method for executing application in same
The present invention relates to a terminal and a method for executing an application in the same, including the steps of: confirming the weight of the application when a code of the application to be executed is inputted; calculating an allocation index using the confirmed weight; selecting a processing device for executing the application between a central processing unit and a graphics processing unit through the calculated application index; and executing the application through the selected processing device. Accordingly, the present invention determines whether the execution of the application is assigned to the central processing unit or the graphics processing unit according to the weight designated by the user.
07/03/14
20140189647
System and method for debugging an executing general-purpose computing on graphics processing units (gpgpu) application
A system and method for debugging an executing program. The method includes executing a general-purpose computing on graphics processing units (gpgpu) program.
07/03/14
20140189039
System, method and computer readable medium for offloaded computation of distributed application protocols within a cluster of data processing nodes
A data processing node includes a management environment, an application environment, and a shared memory segment (sms). The management environment includes at least one management services daemon (msd) running on one or more dedicated management processors thereof.
07/03/14
20140187232
Lighting controller with integrated wide area network interface
The present disclosure is directed to a photo controller. In one embodiment, the photo controller includes a central processing unit (cpu), a local area connection (lan) interface in communication with the cpu, a wide area network (wan) interface in communication with the cpu and an electrical power control component in communication with the cpu to control a lighting device..
07/03/14
20140185173
Protection circuit for central processing unit
A protection circuit for a central processing unit (cpu) includes a power circuit, two comparators, a number of resistors, a thermistor, and an electronic switch. A non-inverting input terminal of the comparator is coupled to a first power terminal.
07/03/14
20140184614
Method and apparatus for image capture in transmitter of wireless communications system
A method for capturing an image in a transmitter of a wireless communications system, the method comprising controlling a graphic processing unit (gpu) of a graphic card to move frames corresponding to the image from a graphic card frame buffer to a buffer which is accessible by a central processing unit (cpu) of the transmitter when a specified condition is detected; controlling the gpu to release a control for the frames to the cpu; encoding the frames in the buffer which is accessible by the cpu; and transmitting the encoded frames to a receiver of the wireless communications system; wherein the graphic card is connected to the transmitter.. .
06/26/14
20140181891
Hardware management interface
A management controller of a computing device is identified on a network and queried for attributes of the computing device. The management controller is securely implemented in hardware of the computing device and is independent of a central processing unit (cpu) of the computing device.
06/26/14
20140181844
Hardware management interface
A management controller of a computing device is identified, the first management controller implemented in hardware of the first computing device and independent of a central processing unit (cpu) of the computing device. The management controller is queried for attributes of the computing device.
06/26/14
20140181834
Load balancing method for multicore mobile terminal
Methods and apparatus are provided for load-balancing in a portable terminal having a plurality of central processing units (cpus). A utilization is calculated for each of the plurality of cpus, when a state of a task is changed.
06/26/14
20140181823
Proxy queue pair for offloading
A method for offloading includes a host channel adapter (hca) receiving a first work request identifying a queue pair (qp), making a first determination that the qp is a proxy qp, and offloading the first work request to a proxy central processing unit (cpu) based on the first determination and based on the first work request satisfying a filter criterion. The hca further receives a second work request identifying the qp, processes the second work request without offloading based on the qp being a proxy qp and based on the first work request failing to satisfy the filter criterion.
06/26/14
20140181542
System and method for dynamically controlling a plurality of cores in a multicore central processing unit based on tempature
A method of controlling power within a multicore central processing unit (cpu) is disclosed. The method may include monitoring a die temperature, determining a degree of parallelism within a workload of the cpu, and powering one or more cores of the cpu up or down based on the degree of parallelism, the die temperature, or a combination thereof..
06/26/14
20140181501
Heterogeneous multiprocessor design for power-efficient and area-efficient computing
A technique for managing processor cores within a multi-core central processing unit (cpu) provides efficient power and resource utilization over a wide workload range. The cpu comprises at least one core designed for low power operation and at least one core designed for high performance operation.
06/26/14
20140181319
Communication traffic processing architectures and methods
Communication traffic processing architectures and methods are disclosed. Processing load on main central processing units (cpus) can be alleviated by offloading data processing tasks to separate hardware..
06/26/14
20140179371
Electronic camera comprising mobile phone apparatus
A camera, digital camera, camcorder, video camera and other camera system comprising a mobile phone having one or plurality of simsocket contains plurality of pins wherein input/output pin, clock pin, reset pin, vcc pin, ground pin are several respective pins of the said simsocket and the said pins of one or plurality of simsocket are connected in parallel and the said plurality of simsocket for accepting plurality of simcards in order to operate selectively and/or simultaneously, and the said plurality of simsocket are connected to the cpu (central processing unit) (14) in parallel and the said cpu (14) having the switching circuit and the said cpu (14) is connected to the one or plurality of simsocket through switching circuit and the function of one or plurality of simsocket is operated by the cpu (central processing unit) (14), switching circuit, transreceivers (15).. .
06/26/14
20140177688
Modem with expansion module
A modem with an expansion module includes a modulation/demodulation module and the expansion module. The modulation/demodulation module is provided to execute modulation and demodulation operations to network signals.
06/26/14
20140177492
Method of and apparatus for informing dynamic uplink and downlink configuration in heterogeneous network
The invention discloses a method and device, in a central processing unit of a control device of a pico cell or a macro cell of a heterogeneous network based upon a time division duplex system, for instructing a user equipment to perform dynamic uplink and downlink resource configuration. In the method, the central processing unit indicates whether a dynamic uplink and downlink configuration is triggered for the user equipment by using a bit reserved in broadcast channel signaling; allocates a resource of a sub frame in a frame for downlink control information in physical downlink control channel signaling when the dynamic uplink and downlink configuration is triggered for the user equipment, wherein a location of the subframe in the frame corresponds in a one-to-one manner to a dynamic uplink and downlink configuration type currently adopted for the user equipment, and the location of the sub-frame in the frame indicates a dynamic uplink and downlink configuration type currently adopted for the user equipment; and transmits the physical downlink control channel signaling including the frame to the user equipment..
06/26/14
20140177161
Expansion apparatus with network module
An expansion apparatus with a network module mainly has a circuit board, and a signal output port, a central processing unit, a memory unit, and a network module which are electrically connected on the circuit board. The memory unit stores an operating system, and the operating system is executed by the central processing unit after the expansion apparatus is started up.
06/26/14
20140176590
Texture unit for general purpose computing
A texture unit may be used to perform general purpose mathematical computations such as dot products. This enables some general purpose computations and operations to be offloaded from a central processing unit to the texture unit.
06/19/14
20140173365
Semiconductor apparatus, management apparatus, and data processing apparatus
A system to which the present application is applied includes a semiconductor apparatus including: a first communication unit which communicates with a central processing unit; a second communication unit which communicates with another data processing apparatus through a slot connectable to the central processing unit; and an interruption notification unit which notifies a management apparatus of an interruption from the central processing unit. As a result, when the semiconductor apparatus is applied to a system without a communication function for communicating with another data processing apparatus, the semiconductor apparatus enables the connection to the other data processing apparatus..
06/19/14
20140169751
Media device power management techniques
Techniques and architecture are disclosed for managing power use during operation of an electronic device capable of processing and/or playback of audio and/or video (av) content. In some instances, the disclosed techniques/architecture can be used, for example: (1) to stop decoding and/or rendering of av content upon detecting that a user wishes to stop or is otherwise unable to consume (e.g., hear/listen to or otherwise utilize) such av content; and/or (2) to continue/re-enable decoding and/or rendering of av content upon detecting that a user wishes or is otherwise able to continue/resume consumption thereof.
06/19/14
20140169337
Communication implementation method, central processing unit and terminal
A method for implementing communication includes: determining an operating system corresponding to a current time slice, the determined operating system supporting a communication network standard; determining a memory partition; running the determined operating system based on the determined memory partition and driving a digital signal processor, a signal processing module supporting the communication network standard and a radio frequency signal transceiver based on a hardware driving program included in a system program of the determined operating system; controlling the signal processing module to read authentication information of the terminal and controlling the digital signal processor to encapsulate, based on a communication protocol, the authentication information of the terminal to generate a communication network signal; and controlling the radio frequency signal transceiver to convert the communication network signal into a radio frequency signal and send the radio frequency signal to a communication network.. .
06/19/14
20140168242
Techniques for setting up and executing draw calls
One embodiment sets forth a method for processing draw calls that includes setting up a plurality of shader input buffers in memory, receiving shader input data related to a graphics scene from a software application, storing the shader input data in the plurality of shader input buffers, computing a pointer to each shader input buffer included in the plurality of shader input buffers, and passing the pointers to the plurality of shader input buffers to the software application. By implementing the disclosed techniques, a shader program advantageously can access the shader input data associated with a graphics scene and stored in various shader input buffers without having to go through the central processing unit to have the shader input buffers binded to the shader program..
06/12/14
20140164688
Soc system and method for operating the same
A soc system includes a central processing unit; a memory management unit receiving a virtual address from the central processing unit and converting the virtual address into a physical address; a main memory implemented by a volatile memory and directly accessed through the physical address converted by the memory management unit; and a storage implemented by a nonvolatile memory separate from the main memory and including a first area directly accessed through the physical address converted by the memory management unit.. .
06/12/14
20140164678
Intelligent detection device of solid state hard disk combining a plurality of nand flash memory cards and detecting method for the same
An intelligent detection device of solid state hard disks combining a plurality of nand flash memory card, and detecting method for the same. Wherein, a central processing unit (cpu) controls a control unit, and is connected electrically to a plurality of flash card insertion slots, for a plurality of nand flash memory card to be inserted in.
06/12/14
20140164375
Method and system for logging and processing data relating to an activity
The resent invention relates to a system for gathering and assembling information based on data received from one or several mobile terminals, the system comprising: one or several mobile terminals, and a central processing unit. The data at least relates to a position, environmental information and a tool used by a user of the mobile terminal for carrying out an activity and the central processing unit is configured to: process said data, assemble a unique information based on said data, said unique information comprising optimized data for carrying out said activity..
06/12/14
20140161122
Network device selection
An embodiment may include circuitry that may be capable of selecting, from network devices, at least one network device to which at least one packet is to be transmitted. The network devices may be associated, at least in part, with each other in at least one link aggregation.
06/12/14
20140160664
Serial advanced technology attachment dual in-line memory module device and motherboard for supporting the same
A motherboard assembly includes a motherboard and a serial advanced technology attachment dual in-line memory module (sata dimm) device. The motherboard includes a memory slot, a sata connector, a power connector, a switch, an integrated baseboard management controller (ibmc), a fan, and a central processing unit (cpu).
06/12/14
20140160663
Serial advanced technology attachment dual in-line memory module device and motherboard supporting the same
A motherboard assembly includes a motherboard and a serial advanced technology attachment dual in-line memory module (sata dimm) device. The motherboard includes an expansion slot, a first universal serial bus (usb) connector, a power connector, and a central processing unit (cpu).


Popular terms: [SEARCH]

Central Processing Unit topics: Central Processing Unit, Speech Recognition, User Interface, Storage Device, Alarm System, Constraints, Electronic Device, Embedded System, Application Program, Functional Specification, Control Flow, Application Programming Interface, Data Storage, Optical Fiber, Solid Structure

Follow us on Twitter
twitter icon@FreshPatents

###

This listing is a sample listing of patent applications related to Central Processing Unit for is only meant as a recent sample of applications filed, not a comprehensive history. There may be associated servicemarks and trademarks related to these patents. Please check with patent attorney if you need further assistance or plan to use for business purposes. This patent data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Central Processing Unit with additional patents listed. Browse our RSS directory or Search for other possible listings.
     SHARE
  
         


FreshNews promo



0.5528

4189

0 - 1 - 71