Follow us on Twitter
twitter icon@FreshPatents

Central Processing Unit patents

Bulk PDF Downloads
      

This page is updated frequently with new Central Processing Unit-related patent applications.




 Digital video system using networked cameras patent thumbnailDigital video system using networked cameras
A digital video system including one or more video cameras and a video server connected to the one or more video cameras is disclosed. In an illustrative embodiment, the video server includes a computer having a central processing unit (cpu) for executing machine instructions and a memory for storing machine instructions that are to be executed by the cpu.

 Color detection  color detection for the visually impaired patent thumbnailColor detection color detection for the visually impaired
The color detection system relates generally to an intelligent system and apparatuses and methods to aid the visually impaired. More specifically, the color detection system is a system in the field of biomedical engineering designed to help the visually impaired to experience colors through experience, training, and sensory association.
King Fahd University Of Petroleum And Minerals


 Low-pin microcontroller device with multiple independent microcontrollers patent thumbnailLow-pin microcontroller device with multiple independent microcontrollers
A microcontroller device has a housing with a plurality of external pins a first microcontroller with a first central processing unit (cpu), a first system bus coupled with the first cpu, first memory coupled with the first system bus, and a first plurality of peripheral devices coupled with the first system bus, and a second microcontroller with a second central processing unit (cpu), a second system bus coupled with the second cpu, second memory coupled with the second system bus, and a second plurality of peripheral devices coupled with the second system bus, wherein first and second microcontroller communicate only via a dedicated interface.. .
Microchip Technology Incorporated


 Low-pin microcontroller device with multiple independent microcontrollers patent thumbnailLow-pin microcontroller device with multiple independent microcontrollers
A microcontroller device has a housing with a plurality of external pins having a plurality of input/output pins, a first microcontroller with a first central processing unit (cpu), a first system bus coupled with the first cpu, first memory coupled with the first system bus, and a first plurality of peripheral devices coupled with the first system bus, a second microcontroller with a second central processing unit (cpu), a second system bus coupled with the second cpu, second memory coupled with the second system bus, and a second plurality of peripheral devices coupled with the second system bus, and a pad ownership multiplexer unit being controllable to assign control of the input/output pins to either the first microcontroller or the second microcontroller, wherein the number of external pins is less than the sum of a data buswidth of the first and second microcontroller.. .
Microchip Technology Incorporated


 Power monitoring system for battery of transmission patent thumbnailPower monitoring system for battery of transmission
The present invention provides a power monitoring system for a battery of a transmission which comprises: a measurement unit for measuring respective characteristic values of a plurality of cells of the battery of the transmission; a central processing unit for calculating evaluand values from the characteristic values and calculating status information of the battery and operation information of the transmission by comparing the evaluand values and a first reference value; a wireless communication unit for transmitting the status information and the operation information to an external management system; and a storage unit for storing the status information and the operation information.. .
Maroomcs Co., Ltd


 Motion analysis systemsand methods of use thereof patent thumbnailMotion analysis systemsand methods of use thereof
The invention generally relates to motion analysis systems and methods of use thereof. In certain aspects, the system includes an image capture device, at least one accelerometer, and a central processing unit (cpu) with storage coupled thereto for storing instructions that when executed by the cpu cause the cpu to receive a first set of motion data from the image capture device related to at least one joint of a subject while the subject is performing a task and receive a second set of motion data from the accelerometer related to the at least one joint of the subject while the subject is performing the task.
Highland Instruments, Inc.


 Tomographic reconstruction system patent thumbnailTomographic reconstruction system
A tomography system having a central processing unit, a system memory communicatively connected to the central processing unit, and a hardware acceleration unit communicatively connected to the central processing unit and the system memory, the hardware accelerator configured to perform at least a portion of an mbir process on computer tomography data. The hardware accelerator unit may include one or more voxel evaluation modules which evaluate an updated value of a voxel given a voxel location in a reconstructed volume.
Purdue Research Foundation


 Automatic profiling framework of cross-vm covert channel capacity patent thumbnailAutomatic profiling framework of cross-vm covert channel capacity
Technologies are generally described for a framework to automatically estimate cross-vm covert channel rapacity for channels such as central processing unit (cpu) load, cpu l2 cache, memory bus and disk bus. In some examples, the framework may include automated parameter tuning for various cross-vm covert channels to achieve high data rate and automated capacity estimation of those cross-vm covert channels through machine learning.
Intellectual Ventures Hong Kong Limited


 Mobile device and data management  the same patent thumbnailMobile device and data management the same
Provided are a mobile device and a data management method of the mobile device. The data management method that is processed by a central processing unit (cpu) of the mobile device includes: selecting data to be swapped from among data stored in a local memory of the mobile device, in response to a request to perform swapping on the data stored in the local memory; selecting one of at least two external memories which are located outside the mobile device and have different hierarchical levels; and swapping the selected data to the selected external memory..
Samsung Electronics Co., Ltd.


 Apparatus for and  measuring blood pressure patent thumbnailApparatus for and measuring blood pressure
An apparatus for and a method of measuring blood pressure are provided. The apparatus includes a sensor configured to radiate light to a body part, and detect a light signal that is changed due to the body part.
Samsung Electronics Co., Ltd.


Guide spectacle


The present invention provides a guide spectacle, belonging to the field of intelligent control technology, which is capable of solving the problem of inconvenience during going out of the blind. The guide spectacle provided by the present invention include a spectacle frame with a signal collecting unit, a central processing unit and a functional unit provided thereon.
Beijing Boe Optoeletronics Technology Co., Ltd.


Method and system of synchronizing processors to the same computational point


A system for synchronizing central processing units (cpu) includes a schedule module that communicates a synchronization point, a first cpu that writes a first memory address to a first register in response to the first cpu reaching the synchronization point, and a second cpu that writes a second memory address to a second register in response to the second cpu reaching the synchronization point. The system further includes a first logical and module that writes a first value to a third register based on the first and second memory addresses and a second logical and module that writes a second value to a fourth register based on the first and second memory addresses.
Artesyn Embedded Computing, Inc.


Watchdog timer


A microcontroller may comprise a central processing unit coupled with a plurality of peripheral devices through a system bus; and a watchdog timer unit receiving a clear watchdog signal and being configured to generate a watchdog timeout signal for resetting the microcontroller, wherein the watchdog timer unit is further configured to define a first and a second watchdog timeout period through a first and a second timer, respectively, further having logic to select the first or the second timer, wherein the clear watchdog signal resets the first and second timer.. .
Microchip Technology Incorporated


Cellular with multi-processors


The present invention discloses a cellular with multi-processors, comprising a memory, a central processing unit with a plural of processors coupled to the memory, and a task assigning unit coupled to said central processing unit, to assign task duties to at least one the plural of processors based on characteristics and workload of tasks. The assigned number of the plural of processors is more than a half of the plural of processors in relatively high workload of tasks.

Tuning utilization and heap memory size for real-time garbage collection


According to an aspect, a user interface is provided for assisting a user with identifying parameters for starting an application that utilizes real-time garbage collection (gc). The parameters include a fixed heap size and a gc central processing unit (cpu) utilization.
International Business Machines Corporation


Wearable device


The present disclosure provides a wearable device, including a main body including a central processing unit and a display panel; and a connection member electrically connected to the main body and including a plurality of functional modules, at least one of which is provided with a control assembly configured to control an operational state of the functional module where the control assembly is located.. .
Boe Technology Group Co., Ltd.


Determination of a device function asserting a detected spurious interrupt


Systems and methods are provided for detection of device functions asserting a spurious interrupt. An example method includes detecting, by a central processing unit executing an operating system, a spurious hardware interrupt signal from a device function, wherein a plurality of device functions include the device function, determining an interrupt request (irq) value from the spurious hardware interrupt signal, wherein the plurality of device functions share the irq value, and scanning each of the plurality of device functions to determine the device function generated the spurious hardware interrupt signal..
Red Hat Israel, Ltd.


Efficient register preservation on processors


In an approach for locating, preserving, and receiving registers, a register located within a central processing unit is modified a preservation bit, wherein the preservation bit designates when the register is to be preserved. The preservation bit of the register is activated.
International Business Machines Corporation


Compute through power loss approach for processing device having nonvolatile logic memory


A computing device apparatus facilitates use of a deep low power mode that includes powering off the device's cpu by including a software routine configured to be run by the cpu that effects saving to a non-volatile memory a state of the cpu and/or the device's peripherals before entering the deep low-power mode. The software routine can be configured to control this state storage in response to detecting a low power event, i.e., loss of power sufficient to run the cpu, or a software command to enter the deep low power mode to save power as part of an efficiency program.
Texas Instruments Deutschland Gmbh


Order a batch download of a huge number of patent PDFs. Bulk PDF Downloads This is a premium service.

Unknown


An input device (12), in particular, a joystick, for controlling work equipment and vehicles (14), has a control unit (30) integrated in the input device (12), with a data memory (32), with operating software (34) stored in the data memory (32) for generating control signals (36) caused by operating the input device (30), with a hardware interface (38) for outputting the control signals (36), and with a wireless communication interface (44) for a wireless connection of the input device (12) with a mobile terminal unit (16), which is constituted for the diagnosis, maintenance, and/or configuration of the input device (12), or which can be established via a link of the input device (12) with a central processing unit (18) for the diagnosis, maintenance, and/or configuration of the input unit (12). A service device system with at least one such input device is also described..
W. Gessmann Gmbh


Method for managing access to protected computer resources


A system for securing and tracking usage of transaction services or computer resources by a client computer from a first server computer, which includes clearinghouse means for storing identity data of the first server computer and the client computer(s); server software means and client software means adapted to forward its identity data and identity data of the client computer(s) to the clearinghouse means at the beginning of an operating session; and a hardware key connected to the client computer, the key being adapted to generate a digital identification as part of the identity data; wherein the hardware key is implemented using a hardware token access system, a magnetic card access system, a smart card access system, a biometric identification access system or a central processing unit with a unique embedded digital identification.. .
Prism Technologies Llc


Clock switching in always-on component


In an embodiment, a system on a chip (soc) may include one or more central processing units (cpus), a memory controller, and a circuit configured to remain powered on when the rest of the soc is powered down. The circuit may be configured to receive audio samples and match those audio samples against a predetermined pattern.
Apple Inc.


Test case crash recovery


A safe operating region of a complex integrated circuit may be determined by selecting an operating point for the integrated circuit (ic) at a first voltage and first frequency. A test program is executed by a central processing unit (cpu) comprised within the ic to test a portion of the ic.
Texas Instruments Incorporated


Executing perform floating point operation instructions


A method and system are disclosed for executing a machine instruction in a central processing unit. The method comprises the steps of obtaining a perform floating-point operation instruction; obtaining a test bit; and determining a value of the test bit.
International Business Machines Corporation


Network interface device having general-purpose computing capability


Techniques for a network interface controller (nic) capable of performing general-purpose computing tasks without intervention from a central processing unit (cpu) are disclosed herein. The network interface controller includes a circuit board, a network interface, a computer bus interface and a processor.
Facebook, Inc.


Semiconductor device, central processing unit, and electronic device


A novel semiconductor device, a semiconductor device with low power consumption, or a semiconductor device capable of retaining data for a long period is provided. The semiconductor device includes a first selection circuit connected to a plurality of first memory circuits, a second selection circuit connected to a plurality of second memory circuits, and a third selection circuit connected to a plurality of third memory circuits, thereby being capable of conducting power gating of each of the first memory circuits, each of the second memory circuits, or each of the third memory circuits separately.
Semiconductor Energy Laboratory Co., Ltd.


Image processing method and apparatus, and computer device


Embodiments of the present invention disclose an image processing method and apparatus, and a computer device. The image processing method includes: receiving information sent by a central processing unit (cpu), about a scene within a preset range around a to-be-rendered target object; rendering the received scene to obtain scene depth parameters, where the scene is obtained through shooting by a camera located at a ray light source; rendering the to-be-rendered target object to obtain rendering depth parameters, where the to-be-rendered target object is obtained through shooting by a camera not located at a ray light source; calculating ambient occlusion (ao) maps of the to-be-rendered target object in directions of ray light sources according to the scene depth parameters and the rendering depth parameters; and overlaying the ao maps in the directions of the ray light sources, to obtain an output image..
Tencent Technology (shenzhen) Company Limited


Expanded distribution unit


The invention relates to a method for processing real-time data in a distribution unit of a distributed computer system, the computer system comprising a plurality of node computers and distribution units, the distribution unit containing, in addition to a switching engine (se) and a switching memory (sm), one or more application computers each with one or more application central processing units and each with one or more application memories (am), wherein the switching engine of the distribution unit, when it receives, at one of its ports, a message intended for an application computer, forwards this message to the addressed application computer through a direct memory access (dma) unit that is arranged between the switching memory and the application memory of the addressed application computer and that is under the control of the switching engine. The invention also relates to an expanded distribution unit and a computer system with such expanded distribution units..
Fts Computertechnik Gmbh


Crash-proof cache data protection method and system


The inventions disclosed herein provide a crash-proof cache data protection method and system. The cache data backup steps include: when power interruption unexpectedly occur, a preselected central processing unit receiving an interrupt request signal; querying to obtain index nodes of block devices corresponding to logical volume management volumes; according to the index nodes, acquiring a page needing to be stored in a flash memory; acquiring a buffer head in the page, and storing information of the buffer head and buffer data corresponding to the buffer head into the flash memory, and generating backup data.
Beijing Fortunet Information & Technology Co., Ltd


Multi-purpose power controller and method


Described is a multi-purpose power controller and application specific standard product (assp) with improved block unification, reduced size and power, boot strapping, and power management. A multi-purpose field programmable non-volatile system power controller and assp initializing block may be embedded in a processor, such as a central processing unit (cpu), graphics processing unit (gpu), accelerated processing unit (apu), or other chipset.
Ati Technologies Ulc


Method and system control of a central processing unit (cpu) maximum power detector


A method and apparatus for system control of a central processing unit (cpu) maximum power detector are provided. In accordance with at least one embodiment, a decision is made as to whether a response of a maximum power detector of the cpu is to be altered.
Dell Products, Lp


Image forming apparatus, system including same, terminal apparatus included in system, and displaying limit information in image forming apparatus


An image forming apparatus is capable of setting a plurality of limiting conditions for each user. The image forming apparatus includes a hard disk drive (hdd) that stores a limiting condition set for each user, a touch panel that accepts input of an instruction from a user, a central processing unit (cpu) that determines whether a limiting condition is stored in the hdd in association with the user in response to the instruction from the user, and a display panel that displays limit information indicating details about limitation corresponding to the limiting condition in response to the cpu determining that the limiting condition is stored in the hdd..
Sharp Kabushiki Kaisha


Optimizing compilation of shaders


To optimize the compilation of shaders for execution within an application, a computer system discovers the context in which the shaders are executed. The application is compiled and executed on a target platform.
Microsoft Technology Licensing, Llc


Processing apparatus, memory-controlling apparatus, and control processing apparatus


In a processing apparatus according to an embodiment of the present invention, a central processing unit (cpu) outputs data, and a dual inline memory module (dimm) includes a plurality of dynamic random access memories (drams). Check bit generators generate error-checking codes for checking pieces of data output by the cpu, respectively.
Fujitsu Limited


Exploiting limited context streams


In one form, a data processing system includes volatile and non-volatile memory, a central processing unit, and at least one peripheral device. The central processing unit executes a selected one of a plurality of software applications as directed by an operating system by transferring the selected software application from the non-volatile memory to the volatile memory and executing instructions associated with the selected software application from the volatile memory.
Advanced Micro Devices, Inc.


Virtual machine monitor configured to support latency sensitive virtual machines


A host computer has a virtualization software that supports execution of a plurality of virtual machines, where the virtualization software includes a virtual machine monitor for each of the virtual machines, and where each virtual machine monitor emulates a virtual central processing unit (cpu) for a corresponding virtual machine. A virtual machine monitor halts execution of a virtual cpu of a virtual machine by receiving a first halt instruction from a corresponding virtual machine and determining whether the virtual machine is latency sensitive.
Vmware, Inc.


Delivering interrupts to virtual machines executing privileged virtual machine functions


Systems and methods for delivering certain types of interrupts to virtual machines executing privileged virtual machine functions. An example method may comprise: receiving, by a hypervisor being executed by a processing device of a host computer system, a request to send an interrupt to a virtual central processing unit (vcpu) of a virtual machine; responsive to detecting that the vcpu is executing a virtual machine (vm) function, monitoring the vcpu for completion of the vm function; and responsive to detecting that execution of the vm function is complete, delivering the interrupt to the vcpu..
Red Hat Israel, Ltd.


Generating computer programs for use with computers having processors with dedicated memory


To optimize utilization of such dedicated memory by a particular application, the application is executed with multiple permutations of placement of data in the dedicated memory. That application is executed on a target platform, and snapshots of the application during execution are captured on the target platform.
Microsoft Technology Licensing, Llc


Providing memory bandwidth compression using back-to-back read operations by compressed memory controllers (cmcs) in a central processing unit (cpu)-based system


Providing memory bandwidth compression using back-to-back read operations by compressed memory controllers (cmcs) in a central processing unit (cpu)-based system is disclosed. In this regard, in some aspects, a cmc is configured to receive a memory read request to a physical address in a system memory, and read a compression indicator (ci) for the physical address from error correcting code (ecc) bits of a first memory block in a memory line associated with the physical address.
Qualcomm Incorporated


Order a batch download of a huge number of patent PDFs. Bulk PDF Downloads This is a premium service.

Interactive toy


An interactive toy for a child, the interactive toy having a body, a central processing unit (cpu), a wireless communication module, a memory module, a batter module, and a plurality of input/output modules. The body has an ornamental exterior, at least one input button, and a perforated surface section.
Toymail Co., Llc


Information processing apparatus and information processing method


An information processing apparatus includes a memory that is volatile, a memory controller connected to the memory in an information exchangeable manner, and a clock enable (cke) controller. The cke controller controls a cke signal in response to a request for a proxy in self-refresh control, the cke signal being transmitted from the memory controller to the memory and being controlled to be kept low until cancellation of the proxy is requested.
Fuji Xerox Co., Ltd.


Systems and methods for transforming a central processing unit (cpu) socket into a memory and/or input/output (i/o) expander


Systems and methods for transforming a central processing unit (cpu) socket into a memory and/or input/output (i/o) expander. In an illustrative, non-limiting embodiment, an information handling system (ihs) may include a plurality of cpu sockets, each of the cpu sockets having one or more cores, and each of the one or more cores being associated with a respective one or more electronic circuits, the one or more electronic circuits including at least one of: a memory controller or an input/output (i/o) controller; and a basic input/output system (bios) circuit coupled to the plurality of cpu sockets, the bios circuit having access to program instructions that, upon execution by the bios, cause the ihs to: initialize the plurality of cpu sockets; and report an electronic circuit associated to a first core of a first cpu socket as being instead associated with a second core of a second cpu socket..
Dell Products, L.p.


Image forming apparatus which executes rebuild processes


An image forming apparatus comprises a first and a second hdds (hard disk drives), a raid (redundant arrays of inexpensive disks) controller to execute rebuilding processes in which data stored in the first hdd is copied to the second hdd restored, and a cpu (central processing unit). When there arises the necessity for accessing from the cpu to at least of the first and the second hdds, and the priority of data which is the object for access by the cpu is higher than the priority of data which is being processed under the rebuilding processes, the image forming apparatus stops the rebuilding processes.
Konica Minolta, Inc.


Signal-generating stylus, system, and method


A system and method may include a device including a user interface, a detector, and a central processing unit (cpu) in communication with the detector. The cpu controls operation of the device.
Lenovo (singapore) Pte. Ltd.


System on chip, managing power thereof, and electronic device


A system on chip includes an event manager configured to receive an event from an external source, an event analyzer configured to analyze the event received by the event manager to determine a voltage, a frequency, and power gating corresponding to the analyzed event, a power manager configured to set power on or off and to set a voltage, a clock manager configured to set a clock frequency, a power gating (pg) manager configured to set power gating, a main controller configured to include at least one modules and a central processing unit (cpu), and a wakeup controller configured to control the power manager, the clock manager, and the pg manager, to transmit power having a starting voltage and a clock signal having a starting clock frequency, and to transmit a power gating signal to apply power only to one of the at least one modules operating so as to start the main controller.. .
Samsung Electronics Co., Ltd.


Audio processing system


An audio processing system includes a first unit including a central processing unit (cpu) and a top domain. A system memory unit stores decoded audio data and a power management unit is configured to control power supply to the first unit and the system memory unit.
Samsung Electronics Co., Ltd.


Apparatus utilizing computer on package construction


Embodiments are generally directed to an apparatus utilizing computer on package construction. An embodiment of a computer includes a substrate; one or more semiconductor devices, the one or more semiconductor devices being direct chip attached to the substrate, the one or more semiconductor devices including a central processing unit (cpu); and one or more additional components installed on the substrate, wherein the computer excludes i/o components..
Intel Corporation


Comprehensive tsunami alert system via mobile devices


Embodiments of the present invention address deficiencies of the art in respect to navigation in gps-enabled mobile computing devices and provide a novel and non-obvious method, system and computer program product for location-based tsunami alerting navigational instructions in mobile computing devices. In an embodiment of the invention, a location-based tsunami alerting data processing system can be provided.
International Business Machines Corporation


Data processing system having combined memory block and stack package


A data processing system includes a central processing unit (cpu), a control block configured to interface with the cpu, a cache memory configured to interface with the control block and arranged to be spaced from the cpu by a first distance, and a combined memory block configured to interface with the control block, arranged to be spaced from the cpu by a second distance larger than the first distance, and configured of a working memory and a storage memory. The combined memory block is configured of a plurality of stacked memory layers, each configured of a plurality of variable resistance memory cells.
Sk Hynix Inc.


Computing cpu time usage of activities serviced by cpu


Processor(s) of a sampling profiler can identify an activity of multiple activities serviced by a central processing unit (cpu). Each activity can be performed by computing thread(s) of multiple computing threads executing various subroutines of a computer program.

Multimedia terminal for vehicle and data processing method thereof


A data processing method of a multimedia terminal for a vehicle includes booting, by an integration micom, a guest operation system according to a wakeup command received from a modem included in the multimedia terminal for the vehicle. The integration micom is physically independent from a main central processing unit (cpu).
Hyundai Motor Company


Method and device for testing link performance, logic processor and network processor


The disclosure discloses a method and device for testing link performance, a logic processor and a network processor (np). The method includes that: a first-type message is sent to an opposite node, and parameter information of the local node is acquired according to the first-type message; and a second-type message sent by the opposite node is received, and parameter information of the opposite node is acquired according to the second-type message, wherein a central processing unit (cpu) of the local node is capable of calculating link performance between the local node and the opposite node according to the parameter information of the local node and the parameter information of the opposite node.
Zte Corporation


Memory sharing via a unified memory architecture


A method and system for sharing memory between a central processing unit (cpu) and a graphics processing unit (gpu) of a computing device are disclosed herein. The method includes allocating a surface within a physical memory and mapping the surface to a plurality of virtual memory addresses within a cpu page table.
Intel Corporation


Mobile application for use with young patients who have a chronic illness


Systems for providing a chronically ill patient with medical alerts, pharmacological alerts and information are disclosed that includes: a mobile device comprising a gps receiver, a display, a microprocessor and a wireless communication transceiver, the mobile device programmed to process encrypted medical data, medical tags and medical information through an application; a server comprising a central processing unit, a memory, a clock and a server communication transceiver that receives input from the wireless communication transceiver of the mobile device, the memory having encrypted medical data, medical tags and medical information stored therein for a plurality of chronically ill patients, the central processing unit programmed to: receive encrypted medical data, medical tags and medical information from the mobile device; analyze the encrypted medical data, medical tags and medical information from the mobile device; generate a new set of unique and revised encrypted medical data, medical tags and medical information; provide the new set of unique and revised encrypted medical data, medical tags and medical information to the mobile device, wherein the mobile device updates the application with the unique and revised encrypted medical data, medical tags and medical information, which is then accessible by a user of the mobile device.. .
The Trustees Of The California State University Aka California State University San Marcos


File storage protocols header transformation in rdma operations


Various embodiments for efficient data transfer in a remote direct memory access (rdma) operation by a memory device. A file protocol header of the data is replaced with a block protocol header.
International Business Machines Corporation


Systems and methods for network i/o based interrupt steering


Systems and techniques for managing network processing on a central processing unit including multiple cores are described. Techniques may determine respective resource utilization for one or more processing cores.
Tuxera Corporation


Electronic device with wireless path selection capability


A portable encoded information reading (eir) terminal for incorporation in a data collection system can comprise a terminal module communicatively coupled to a wireless interface module via a wired interface. The terminal module can include a central processing unit (cpu), a memory, and an encoded information reading (eir) device.

Hybrid signal acquisition and system for combined electroencephalography and cardiac electrophysiology studies


In the present invention, a physiological data acquisition system for obtaining information on multiple physiological parameters from sensors operably connected to the system includes an amplifier configured to receive and output signals representative of the multiple physiological parameters in a temporally synchronized format and a central processing unit (cpu) operably connected to the hybrid amplifier to monitor the signals from the amplifier. The cpu is configured to provide a display of the synchronized signals for analysis of neurogenic conditions and to activate a recording of signals received for one physiological parameter based on a triggering event determined from signals received for another physiological parameter..

Electronic device and data transmission system


The present disclosure relates to an electronic device and a data transmission system. A first electronic device includes a micro universal serial bus (usb) interface, a central processing unit (cpu) and a diode, wherein a pull-circuit for an identity (id) pin of the cpu is coupled to a line between the id pin of the cpu and an id pin of the micro usb interface; the diode is coupled between the id pin of the cpu and the id pin of the micro usb interface, and is coupled between the pull-up circuit and the id pin of the micro usb interface; the diode has a conducting direction from the id pin of the cpu to the id of the micro usb interface.

Order a batch download of a huge number of patent PDFs. Bulk PDF Downloads This is a premium service.

Nvram-aware data processing system


In one form, a computer system includes a central processing unit, a memory controller coupled to the central processing unit and capable of accessing non-volatile random access memory (nvram), and an nvram-aware operating system. The nvram-aware operating system causes the central processing unit to selectively execute selected ones of a plurality of application programs, and is responsive to a predetermined operation to cause the central processing unit to execute a memory persistence procedure using the memory controller to access the nvram..

Application programming interfaces for data parallel computing on multiple processors


A method and an apparatus for a parallel computing program calling apis (application programming interfaces) in a host processor to perform a data processing task in parallel among compute units are described. The compute units are coupled to the host processor including central processing units (cpus) and graphic processing units (gpus).

Sensor for motion information, illumination information and proximity information, and operating central processing unit (cpu) using the sensor


A sensor configured for sensing motion information, illumination information, and proximity information is provided. The sensor includes a light sensing module configured to sense a change in an intensity of light, a filtering module configured to filter light incident to the light sensing module by using a plurality of filters, and a processor configured to process information associated with an intensity of light passing through the filters..

Cpu package substrates with removable memory mechanical interfaces


Configurable central processing unit (cpu) package substrates are disclosed. A package substrate is described that includes a processing device interface.

Systems and methods for automatic generation and consumption of hypermeetings


Provided a computer-implemented method for a meeting playback, the method being performed in connection with a computerized system incorporating a central processing unit, a display device and a memory, the computer-implemented method involving: generating a first user interface portion on the display device, the first user interface portion for displaying a first meeting; generating a second user interface portion on the display device, the second user interface portion for displaying a second meeting, wherein the first meeting is prior to the second meeting and wherein the first meeting and second meeting are linked together using at least one link; performing a playback of the second meeting in the second user interface portion; and during the playback of the second meeting, using the at least one link to perform a playback of at least a portion of the first meeting.. .

Systems and methods for secure location-based document viewing


A computer-implemented method, the method being performed in a computerized system incorporating a central processing unit, a localization signal receiver, a display and a memory, the computer-implemented method involving: receiving a request from a user for a content; receiving at least one localization signal using the localization signal receiver; determining a location based on the received localization signal; using a plurality of content access rules to determine whether the requested content is authorized to be accessed from the determined location; and providing content to the user only if the content is authorized to be accessed from the determined location.. .

Systems and methods for visualizing playback plans of hypermeetings


A computer-implemented method for visualizing a playback plan of a hypervideo, the hypervideo comprising a plurality of video segments from a plurality of videos linked together using a plurality of links, the method being performed in connection with a computerized system comprising a central processing unit, a display device and a memory, the computer-implemented method involving: generating the playback plan for an automated playback of the hypervideo, the automated playback comprising automatically following the plurality of links linking the plurality of video segments such that at least some of the plurality of video segments are played in a predetermined sequence, wherein the plurality of links are followed based on the playback plan; and generating a graphical user interface portion on the display device for visualizing the playback plan.. .

Computer system including cpu or peripheral bridge to communicate serial bits of peripheral component interconnect bus transaction and low voltage differential signal channel to convey the serial bits


A computer system has a computer with an integrated central processing unit and graphics subsystem in a single chip. The graphics subsystem directly couples to a unidirectional differential signal channel to output digital video data.

Information processing apparatus, information processing method, and non-transitory computer readable medium


An information processing apparatus includes first and second central processing units, a communication unit, and a memory. The first and second central processing units operate based on first and second operating systems, respectively.

Code generating method, compiler, scheduling method, scheduling apparatus and scheduling system


A code generating method, a compiler, a scheduling method, an apparatus and a scheduling system where the generated code is an executable code and applied to a heterogeneous system, and the heterogeneous system includes an accelerated processor and a central processing unit (cpu) and the code generating method includes acquiring, by a compiler, resource information of the accelerated processor and resource information of the cpu in order to generate an operable platform list, identifying, by the compiler, accelerable code from first user code, embedding, by the compiler, a hook function and an exception handling function before the accelerable code to form second user code, and compiling, by the compiler, the second user code to obtain the executable code and the executable code generated may automatically implement proper scheduling of processors during execution.. .

Systems and methods for plan-based hypervideo playback


Provided is a computer-implemented method for a playback of a hypervideo, the hypervideo including multiple video segments from a multiple videos linked together using links, the method being performed in connection with a computerized system incorporating a central processing unit, a display device and a memory, the computer-implemented method involving: generating a user interface portion on the display device for the playback of the hypervideo; and performing the playback of the hypervideo in the generated user interface portion by automatically following the plurality of links linking the plurality of video segments such that at least some of the plurality of video segments are played in a predetermined sequence; wherein the plurality of links are followed based on a playback plan. The playback plan may include at least one rule for following the multiple links linking the video segments during the playback of the hypervideo..

Hybrid power management approach


Methods and apparatus to provide a hybrid power management approach are described. Some embodiments redefine the interface to power control unit (pcu) allowing a hybrid implementation where software running on cpu (central processing unit, also referred to herein interchangeably as “processor”) cores performs more of the work for power management, enabling the pcu to remain as a simple or regular microcontroller.

Method for estimating the reliability of measurements by wheel sensors of a vehicle and system for its application


A method and system for evaluating the reliability of data supplied by multi-function wfc sensors of tires of wheels of a vehicle for targeted applications, on the basis of the irregularities of the road, which use displacement data sent from the road handling adaptation equipment of the vehicle, enabling the variations in the road condition to be reflected. The system includes equipment for monitoring the wheel displacement data for adapting it to the variations of profile of the road on which it is traveling, in order to maintain a stable body position.

Systems and methods for determining a weld torch location


A welding system having a modulation circuit, a weld torch, and a sensor system is provided. The modulation circuit configured to modulate a welding current with a randomized signal to generate a modulated welding current.

Spectral electrotherapy device and controlling the same


A spectral electrotherapy device and a method of controlling the same are introduced, wherein a central processing unit provides a control signal for controlling the switching operation of an output driver to generate output voltage, thereby controlling output features of the spectral electrotherapy device. The control signal provided by the central processing unit to a switching unit uses central frequency f0 as a standard to thereby define the bandwidth of the central frequency f0 with difference Δf and define the points in time of the next change in the central frequency f0 and the difference Δf with first and second time intervals t1, t2, respectively.

Third witness video participation system and method


A video recording and law enforcement corroboration process. A video feed is established between a law enforcement officer and a perpetrator, initiated by either party.
Virtual Health Systems Corporation


Methods and decoding video using re-ordered motion vector buffer


Methods and apparatus for decoding video are presented herein. The methods and apparatus may comprise a host processor, such as a central processing unit (cpu), programmed to execute a software driver that causes the host processor to generate a motion compensation command for a plurality of cores of a massively parallel processor, such as a graphics processing unit (gpu), to provide motion compensation for encoded video.
Advanced Micro Devices, Inc.


Combined rank and linear address incrementing utility for computer memory test operations


Embodiments include a combined rank and linear memory address incrementing utility. An aspect includes an address incrementing utility suitable for implementation within a memory controller as an integrated subsystem of a central processing unit (cpu) chip.
International Business Machines Corporation


Methods, systems, and computer readable media for utilizing parallel adaptive rectangular decomposition (ard) to perform acoustic simulations


Methods, systems, and computer readable media for utilizing parallel adaptive rectangular decomposition (ard) to perform acoustic simulations are disclosed herein. According to one method, the method includes assigning, to each of a plurality of processors in a central processing unit (cpu) cluster, ard processing responsibilities associated with one or more of a plurality of partitions of an acoustic space and determining, by each processor, pressure field data corresponding to the one or more assigned partitions.
The University Of North Carolina At Chapel Hill


Safely discovering secure monitors and hypervisor implementations in systems operable at multiple hierarchical privilege levels


In a computer system operable at multiple hierarchical privilege levels, a “wait-for-event” (wfe) communication channel between components operating at different privilege levels is established. Initially, a central processing unit (cpu) is configured to to “trap” wfe instructions issued by a client, such as an operating system, operating at one privilege level to an agent, such as a hypervisor, operating at a more privileged level.
Vmware, Inc.


Creating a communication channel between different privilege levels using wait-for-event instruction in systems operable at multiple hierarchical privilege levels


In a computer system operable at multiple hierarchical privilege levels, a “wait-for-event” (wfe) communication channel between components operating at different privilege levels is established. Initially, a central processing unit (cpu) is configured to to “trap” wfe instructions issued by a client, such as an operating system, operating at one privilege level to an agent, such as a hypervisor, operating at a more privileged level.
Vmware, Inc.


Secondary cpu mmu initialization using page fault exception


In a computer system with multiple central processing units (cpus), initialization of a memory management unit (mmu) for a secondary cpu is performed using an exception generated by the mmu. In general, this technique leverages the exception handling features of the secondary cpu to switch the cpu from executing secondary cpu initialization code with the mmu “off” to executing secondary cpu initialization code with the mmu “on.” advantageously, in contrast to conventional techniques for mmu initialization, this exception-based technique does not require identity mapping of the secondary cpu initialization code to ensure proper execution of the secondary cpu initialization code..
Vmware, Inc.


Visualization of a development and escalation of a patient monitor alarm


In the present invention, a monitoring device for providing information on data obtained from sensors operably connected to the device includes a central processing unit configured to receive incoming data signals from a sensor concerning a physiological parameter and to compare the incoming data signals to predetermined alarm criteria for the physiological parameter to determine an alarm condition. The device also includes a display operably connected to the central processing unit and having a display screen with a display area configured to visually represent the incoming data signals concerning the physiological parameter relating to a determined alarm condition on a portion of the display area in a visually distinct manner from a remainder of the display area to visually illustrate an escalation effect..
General Electric Company


Information processing apparatus and image forming apparatus


An information processing apparatus includes a first central processing unit, a second central processing unit, and a returning unit. The first central processing unit has a normal operating state and a power-saving state in which power consumption is lower than in the normal operating state.
Fuji Xerox Co., Ltd.


Processing preventing packet attack


A processing method and apparatus for preventing a packet attack. A network protocol negotiation status of a port of a network device is monitored; a port that succeeds in network protocol negotiation is set to a trusted port, a protocol packet is selected, according to a first access control list (acl), from packets received by the trusted port, and a rate at which the protocol packet is sent to a central processing unit (cpu) is limited to a first committed access rate (car); a port that fails in network protocol negotiation is set to an untrusted port, a protocol packet is selected, according to a second acl, from packets received by the untrusted port, and a rate at which the protocol packet is sent to the cpu is limited to a second car.
Huawei Technologies Co., Ltd.


Cpu scheduler configured to support latency sensitive virtual machines


A host computer has one or more physical central processing units (cpus) that support the execution of a plurality of containers, where the containers each include one or more processes. Each process of a container is assigned to execute exclusively on a corresponding physical cpu when the corresponding container is determined to be latency sensitive.
Vmware, Inc.


Reconfigurable processors and methods for collecting computer program instruction execution statistics


Reconfigurable processors and methods for collecting computer program instruction execution statistics are disclosed. According to an aspect, a method includes providing a reconfigurable processor configured to execute a set of central processing unit (cpu) instructions that each have a function.
Lenovo Enterprise Solutions (singapore) Pte. Ltd.


Low latency inking


This disclosure generally provides an input device that includes a by-pass path for improving latency between a touch controller and a display driver. In one embodiment, the by-pass path directly connects the touch controller and display driver, thereby by-passing a host processor (e.g., a central processing unit (cpu) or graphic processing unit (gpu)) in the input device.
Synaptics Incorporated


Socket and adapter


A motherboard can include a socket coupled to a cable. The motherboard can also include an adapter coupled to a central processing unit (cpu).
Hewlett-packard Development Company, L.p.


Communication terminal product supporting interactive association system


A communication terminal product supports a mobile communication technology system and supports transmit-receive of a multimedia information signal of the interactive interconnected system. The interactive interconnected system comprises an electronic reading device and an electronic transmitter-receiver.

Graphics processing unit and device including the same


A graphics processing unit (gpu) for determining whether to perform tessellation on a first model according to a control of a central processing unit (cpu) is provided. The gpu reads the first model from a memory, which stores prepared models having different complexities; calculates a complexity of the first model; compares the calculated complexity with a reference complexity; and determines whether to perform a tessellation operation on the first model according to a comparison result..

Print job archives that are optimized for server hardware


Systems and methods are provided for generating a print job archive optimized for searching by a specific server. The system includes a memory and an indexing controller.
Ricoh Company, Ltd.


Electronic device and controlling shareable cache memory thereof


An electronic device and a method for controlling a sharable cache memory of the electronic device are provided. The electronic device includes a central processing unit including at least one core processor, at least one module, and a sharable cache memory including a controller, wherein the controller enables the sharable cache memory as a cache memory of the central processing unit if the central processing unit is in a working mode, and wherein the controller enables the sharable cache memory as a buffer of at least one of modules if at least one core processor of the central processing unit is transitioned to a sleep mode..
Samsung Electronics Co., Ltd.


Systems and methods for virtual machine attribution with hardware information


Systems and methods for virtual machine (vm) attribution with hardware information. In an illustrative, non-limiting embodiment, an information handling system (ihs) may include a central processing unit (cpu) and a memory coupled to the cpu, the memory having program instructions stored thereon that, upon execution by the cpu, cause the ihs to: provide a management console configured to manage a plurality of hypervisors, each hypervisor configured to be executed in a different one of a plurality of physical servers distinct from the ihs, each hypervisor further configured to create and run at least one virtual machine (vm); identify, via the management console, a hardware capability of a given one of the plurality of physical servers; and assign the vm, by the management console, to the given physical server in response to the identification of the hardware capability..
Dell Products, L.p.


Backup of volatile memory to persistent storage


Approaches for automatically backing up data from volatile memory to persistent storage in the event of a power outage, blackout or other such failure are described. The approaches can be implemented on a computing device that includes a motherboard, central processing unit (cpu) a main power source, volatile memory (e.g., random access memory (ram)), an alternate power source and circuitry (e.g., a specialized application-specific integrated circuit (asic)) for performing the backup of volatile memory to a persistent storage device.
Amazon Technologies, Inc.


Motherboard with a hole


A printed circuit board (pcb) can include a central processing unit (cpu) installed on a first surface of the pcb. The pcb can also include a cable routed on a second surface of the pcb parallel to the first surface.
Hewlett-packard Development Company, L.p.




Central Processing Unit topics:
  • Central Processing Unit
  • Speech Recognition
  • User Interface
  • Storage Device
  • Alarm System
  • Constraints
  • Electronic Device
  • Embedded System
  • Application Program
  • Functional Specification
  • Control Flow
  • Application Programming Interface
  • Data Storage
  • Optical Fiber
  • Solid Structure


  • Follow us on Twitter
    twitter icon@FreshPatents

    ###

    This listing is a sample listing of patent applications related to Central Processing Unit for is only meant as a recent sample of applications filed, not a comprehensive history. There may be associated servicemarks and trademarks related to these patents. Please check with patent attorney if you need further assistance or plan to use for business purposes. This patent data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Central Processing Unit with additional patents listed. Browse our RSS directory or Search for other possible listings.


    1.5322

    6025

    1 - 1 - 102