Follow us on Twitter
twitter icon@FreshPatents


Central Processing Unit patents

      

This page is updated frequently with new Central Processing Unit-related patent applications.




 Decoding of intra-predicted images patent thumbnailnew patent Decoding of intra-predicted images
In a computer with a graphics processing unit as a coprocessor of a central processing unit, the graphics processing unit is programmed to perform waves of parallel operations to decode intra-prediction blocks of an image encoded in a certain video coding format. To decode the intra-prediction blocks of an image using the graphics processing unit, the intra-predicted blocks and their reference blocks are identified.
Microsoft Technology Licensing, Llc


 Central processing unit and method to verify mainboard data patent thumbnailnew patent Central processing unit and method to verify mainboard data
Provided is a central processing unit (cpu) and a method to verify mainboard data. The cpu comprises: an on-die read-only memory (rom) for storing trusted root digest information, wherein the trusted root digest information is not allowed to be modified; and a core for, during a power-up process, computing digest information of a trusted root data stored in a mainboard using a digest algorithm, comparing the digest information with the trusted root digest information, and performing a signature verification algorithm with the trusted root data to verify the integrity of mainboard data if the digest information coincides with the trusted root digest information..
Via Alliance Semiconductor Co., Ltd.


 Memory sharing for direct memory access by a device assigned to a guest operating system patent thumbnailnew patent Memory sharing for direct memory access by a device assigned to a guest operating system
A guest operating system (os) detects a direct memory access (dma) write request for a device assigned to a guest os to perform a dma write to a page of memory and, prior to a write access of to the page, sets a dma write state of a guest physical address for the requested page of memory to indicate that a dma write operation is in progress for the requested page. The guest os causes a virtual central processing unit (cpu) to attempt to write to the requested page of memory and sends the dma write request to the device to cause the device to write to the requested page of memory..
Red Hat Israel, Ltd.


 Memory swap for direct memory access by a device assigned to a guest operating system patent thumbnailnew patent Memory swap for direct memory access by a device assigned to a guest operating system
A hypervisor detects a page fault associated with the request for a device assigned to a guest operating system to perform direct memory access (dma) of a requested page of memory, invalidates a mapping in a central processing unit (cpu) page table of a guest physical address to a host physical address for a candidate page for being swapped out of host memory, checks a dma access state of the candidate page to determine whether or not the candidate page can be swapped out from the host memory, and removes the candidate page from the host memory in response to determining that the dma access state indicates that the candidate page can be swapped out.. .
Red Hat Israel, Ltd.


 Synchronizing per-cpu data access using per socket rw-spinlocks patent thumbnailnew patent Synchronizing per-cpu data access using per socket rw-spinlocks
Techniques for synchronizing per-central processing unit (per-cpu) data a using per socket reader-writer spinlocks (rw-spinlocks) are disclosed. In an example implementation, a rw-spinlock is allocated for each socket in a corresponding socket local memory (slm) in a non-uniform memory access (numa) system.
Hewlett-packard Development Company, L.p.


 Flame detecting system patent thumbnailnew patent Flame detecting system
To easily obtain a quantity of received light with computation by only measuring pulses of an electric signal related to a flame sensor, a flame detecting system is disclosed comprising: a flame sensor to detect light and a calculating device, in which the calculating device includes an applied voltage generating portion configured to generate a pulse to drive the flame sensor, a voltage detecting portion configured to measure an electric signal flowing in the flame sensor, a storing portion configured to store sensitivity parameters of the flame sensor in advance, and a central processing unit configured to obtain a quantity of received light of a flame using parameters of a known quantity of received light, a pulse width, and a discharge probability of the sensitivity parameters, and a discharge probability obtained from an actual pulse width and the measured number of discharge times.. .
Azbil Corporation


 Flame detecting system patent thumbnailnew patent Flame detecting system
A flame detecting system capable of easily performing a deterioration diagnosis of a flame sensor without being provided with a shutter mechanism. The flame detecting system comprising a flame sensor to detect light, a calculating device, and a reference light source, in which the calculating device, by operations of a central processing unit cpu, is configured to execute a first mode at which the discharge probability in the flame sensor is measured when the reference light source is turned off and a second mode at which the discharge probability in the flame sensor is measured when the reference light source is turned on, and calculate a current discharge probability of the flame sensor from data obtained at the first mode and the second mode..
Azbil Corporation


 Flame detecting system patent thumbnailnew patent Flame detecting system
A flame detecting system includes a flame sensor to detect light and a calculating device, in which the calculating device includes an applied voltage generating portion configured to generate a pulse to drive the flame sensor, a voltage detecting portion configured to measure an electric signal flowing in the flame sensor, a storing portion configured to store sensitivity parameters of the flame sensor in advance, and a central processing unit configured to obtain a quantity of received light of flame using parameters of a known quantity of received light, a pulse width, and a discharge probability of the sensitivity parameters, and a discharge probability obtained from an actual pulse width and the measured number of discharge times, and in which a difference in sensitivity of individual flame sensors is corrected from sensitivity parameters related to a first flame sensor and sensitivity parameters related to a second flame sensor.. .
Azbil Corporation


 Methods, systems, and computer readable media for short and long term policy and charging rules function (pcrf) load balancing patent thumbnailMethods, systems, and computer readable media for short and long term policy and charging rules function (pcrf) load balancing
A method for assigning new diameter sessions to policy and charging rules functions (pcrfs) may be performed at a diameter routing agent including at least one processor. The method includes receiving input regarding central processing unit (cpu) and session utilization of each of a plurality of pcrfs.
Oracle International Corporation


 Method and  protecting computer files from cpu resident malware patent thumbnailMethod and protecting computer files from cpu resident malware
Apparatus for use with a computer to secure the computer's stored data against malware in the computer's central processing unit (cpu). The apparatus comprises a keyboard and display.

Electronic device and hard disk device of electronic device

A hard disk device includes a storage module, a control chip, an encryption chip, and a power switching module to power the storage module. The control chip controls a display interface to prompt a user to enter a password, and outputs the password to the encryption chip, when a central processing unit accesses the storage module through the control chip.
Hon Hai Precision Industry Co., Ltd.

Preferential allocation of processors for statesave in a storage controller

A determination is made of a plurality of components whose states are to be determined to generate a statesave. At least one central processing unit that determines a state of a first component of the plurality of components faster than other central processing units is assigned to determine the state of the first component to include in the statesave, where more processing operations have to be performed to determine the state of the first component in comparison to any other component of the plurality of component.
International Business Machines Corporation

Virtualization of a central processing unit measurement facility

A central processing unit measurement facility is virtualized in order to support concurrent use of the facility by multiple guests executing within a virtual environment. Each guest of the environment has independent control over disablement/enablement of the facility for that guest..
International Business Machines Corporation

Conditional transaction end instruction

A conditional transaction end (ctend) instruction is provided that allows a program executing in a nonconstrained transactional execution mode to inspect a storage location that is modified by either another central processing unit or the input/output subsystem. Based on the inspected data, transactional execution may be ended or aborted, or the decision to end/abort may be delayed, e.g., until a predefined event occurs.
International Business Machines Corporation

Tank filling, monitoring and control system

A system and method for regulating the amount of water in a battery of storage tanks for use in hydraulic fracturing. The system includes a source for the water, attached to the battery of tanks using pumps and controllable valves.
Crescent Services, L.l.c.

Headband monitoring system

A headband monitoring system comprises or consists of an elastic fabric headband for fitting around an individual's head over the individual's forehead, ears and lower back portion of the head. In addition, a pedometer, a heart rate monitor and a number of sensors for detecting number of steps taken and heartbeats in given periods of time and a mini-computer having an input mechanism, data storage, central processing unit and a clock/timer for calculating distance traveled in a given period.
Umm Al-qura University

Parallel processing for solution space partitions

Systems, devices, methods, and computer-readable media are disclosed for utilizing group theoretic techniques to enable data exchange between a supervisory central processing unit (cpu) and a group of graphical processing units (gpus). The cpu may be configured to utilize a tabu search metaheuristic to explore a solution space to determine an optimal solution to an optimization problem.
Cox Automotive, Inc.

Method and devices for controlling operations of a central processing unit

Control circuitry controls the operations of a central processing unit, cpu, which is associated with a nominal clock frequency. The cpu is further coupled to an i/o range and configured to deliver input to an application.
Nasdaq Technology Ab

Managing wait states for memory access

A latch signal is received from a non-volatile memory device that is indicative of a current access time for the non-volatile memory device. The access time represents an amount of time required for the non-volatile memory device to make data available responsive to a request for data.
Atmel Corporation

Constant-temperature controlled circuit for an electric heating device

This disclosure discloses a constant-temperature controlled circuit for an electric heating device, comprises an ac/dc switching circuit, a heating strip and a temperature controlled circuit; the heating strip comprises a heating line, a temperature sensing line and a ntc layer located between the heating line and the temperature sensing line; the temperature controlled circuit comprises a central processing unit, a voltage sampling circuit, a triac circuit and a load detection circuit. Compared with existing technology, in the heating process, resistance of the ntc layer decreases as the temperature increases, since the heating strip and the voltage sampling circuit are connected in series, the output sample voltage of the voltage sampling circuit reflects the current temperature, and then the central processing unit outputs controls to switch the triac circuit on or off according to the sample voltage, keeping the device at a constant temperature.
Dongguan City Sinoshine Technology Co., Ltd.

Data storage method and network interface card

A data storage method and a network interface card, where in this solution, buffered unsolicited data is written, in a direct memory access (dma) manner, into storage space that corresponds to a destination address corresponding to the unsolicited data, and a rate of writing data in the dma manner is higher than a rate of writing data in a copying manner. Therefore, time required in a data storage process is shortened and a storage efficiency is improved.
Huawei Technologies Co., Ltd.

Home automation system

A home automation system comprises a central processing unit controlling a network in communication with a plurality of smart devices comprising one or more of a switch or an outlet. Each smart device comprises a processor, a communication device in communication with the central processing unit via the network and a user interface for controlling or setting an operating parameter of the smart device..

Shared virtual memory

A method and system for shared virtual memory between a central processing unit (cpu) and a graphics processing unit (gpu) of a computing device are disclosed herein. The method includes allocating a surface within a system memory.
Intel Corporation

Computing platform security methods and apparatus

Computing platform security methods and apparatus are disclosed. An example apparatus includes a security application to configure a security task, the security task to detect a malicious element on a computing platform, the computing platform including a central processing unit and a graphics processing unit; and an offloader to determine whether the central processing unit or the graphics processing unit is to execute the security task; and when the graphics processing unit is to execute the security task, offload the security task to the graphics processing unit for execution..
Mcafee, Inc.

Computer subsystem and computer system with composite nodes in an interconnection structure

The present invention provides a computer subsystem and a computer system. The computer subsystem includes l composite nodes, each composite node includes m basic nodes, each basic node includes n central processing units (cpus) and one node controller.
Huawei Technologies Co.,ltd.

Hardware acceleration of web applications

In a first embodiment of the present invention, a method for enabling hardware acceleration of web applications is provided, comprising: parsing a web page using a scripting engine, wherein the web page necessitates running a web application; accessing one or more application program interfaces (apis) that provide parallelization, and distribute tasks of the web application among multiple cores of a multi-core central processing unit (cpu) or graphical processing unit (gpu), wherein the accessing uses a compute context class that, when instantiated, creates a compute context object that acts as a bridge between the scripting engine and the one or more apis; and creating one or more kernels to operate on the multiple cores.. .
Samsung Electronics Co., Ltd.

Method for manufacturing temperature measure units of thermometers

A method for manufacturing a temperature measure unit of a thermometer to measure an object temperature and convert to an electric signal through the temperature measure unit that is sent to a central processing unit located in the thermometer to be processed and converted to an information obtainable by users through an output unit located in the thermometer, the method includes: providing a substrate with surfaces attached a first transmission circuit and a second transmission circuit in a spaced manner; providing a thermistor chip positioned against the substrate such that one side of the thermistor chip forms electric connection with the first transmission circuit and an opposite side forms electric connection with the second transmission circuit; and providing a transmission plate with desired electric conductivity and thermal conductivity to achieve thermal transfer and electric connection between the thermistor chip and the second transmission circuit.. .
K-jump Health Co., Ltd.

Data parallel processing method and apparatus based on multiple graphic processing units

A parallel data processing method based on multiple graphic processing units (gpus) is provided, including: creating, in a central processing unit (cpu), a plurality of worker threads for controlling a plurality of worker groups respectively, the worker groups including one or more gpus; binding each worker thread to a corresponding gpu; loading a plurality of batches of training data from a nonvolatile memory to gpu video memories in the plurality of worker groups; and controlling the plurality of gpus to perform data processing in parallel through the worker threads. The method can enhance efficiency of multi-gpu parallel data processing.
Tencent Technology (shenzhen) Company Limited

Model parallel processing method and apparatus based on multiple graphic processing units

A parallel data processing method based on multiple graphic processing units (gpus) is provided, including: creating, in a central processing unit (cpu), a plurality of worker threads for controlling a plurality of worker groups respectively, the worker groups including a plurality of gpus; binding each worker thread to a corresponding gpu; loading one batch of training data from a nonvolatile memory to a gpu video memory corresponding to one worker group; transmitting, between a plurality of gpus corresponding to one worker group, data required by data processing performed by the gpus through peer to peer; and controlling the plurality of gpus to perform data processing in parallel through the worker threads.. .
Tencent Technology (shenzhen) Company Limited

Secure access in a microcontroller system

Systems, methods and computer-readable mediums are disclosed for providing secure access in a microcontroller system. In some implementations, a microcontroller system comprises a system bus and a secure central processing unit (cpu) coupled to the system bus.
Atmel Corporation

Central processing unit with enhanced instruction set

An integrated circuit has a master processing core with a central processing unit coupled with a non-volatile memory and a slave processing core operating independently from the master processing core and having a central processing unit coupled with volatile program memory, wherein the master central processing unit is configured to transfer program instructions into the non-volatile memory of the slave processing core and wherein a transfer of the program instructions is performed by executing a dedicated instruction within the central processing unit of the master processing core.. .
Microchip Technology Incorporated

Central processing unit with dsp engine and enhanced context switch capabilities

An integrated circuit device has a first central processing unit including a digital signal processing (dsp) engine, and a plurality of contexts, each context having a cpu context with a plurality of registers and a dsp context, wherein the dsp context has control bits and a plurality of dsp registers, wherein after a reset of the integrated circuit device the control bits of all dsp context are linked together such that data written to the control bits of a dsp context is written to respective control bits of all other dsp contexts and only after a context switch to another context and a modification of at least one of the control bits of the another dsp context, the control bits of the another context is severed from the link to form independent control bits of the dsp context.. .
Microchip Technology Incorporated

Method for preventing a fan from burning down at activation

A method for preventing a fan from burning down includes steps of: using a central processing unit (cpu) to detect rotational speed of forward operation of a fan and defining as a highest backward rotational speed value; using the cpu to detect operation direction and rotational speed of backward operation of the fan; and using the cpu to activate the fan to operate forward or activate a rotation stop control signal to stop the fan when the fan impeller rotates forward or backward by return air, if the rotational speed of the rotation stop control signal is smaller or larger than the highest backward rotational speed value, the cpu activating the fan to operate forward or making the fan to generate a warning signal and keeping providing the rotation stop control signal. The method can prevent the fan from burning down and enhance the stability..
Asia Vital Components Co., Ltd.

Noise filter circuit

A noise filter circuit includes a first control circuit, a second control circuit, and a central processing unit (cpu). The first control circuit includes a first control terminal and a first output terminal.
Hon Hai Precision Industry Co., Ltd.

Power amplifying controlling power amplifying apparatus

A power amplifying apparatus of an embodiment includes a doherty amplifier, a voltage adjuster, and a central processing unit. The doherty amplifier is configured to amplify an input signal using a main amplifier and a peak amplifier and outputs an output signal in which the amplified signals are synthesized.
Kabushiki Kaisha Toshiba

Memory sharing via a unified memory architecture

A method and system for sharing memory between a central processing unit (cpu) and a graphics processing unit (gpu) of a computing device are disclosed herein. The method includes allocating a surface within a physical memory and mapping the surface to a plurality of virtual memory addresses within a cpu page table.
Intel Corporation

Wireless airbag control system

A wireless airbag control system includes a central master electronic control module having an rf transceiver. One or more slave nodes are provided, each slave node being associated with an airbag that is mounted to perform an operating function with respect to a mechanical device.
L & B Manufacturing, Inc.

Capability determination for computing resource allocation

The present disclosure is directed to capability determination for computing resource allocation. A device may comprise a management engine (me) to determine device information for use in generating an enhanced universally unique identifier (uuid) based on a uuid corresponding to the device.
Intel Corporation

Apparatus and using parameterized intermediate representation for just-in-time compilation in database query execution engine

Embodiments are provided herein for using parameterized intermediate representation (ir) for just-in-time (jit) compilation in database query execution engines. In an embodiment, a method supporting query jit compilation and execution in a database management system includes identifying a central processing unit (cpu) intensive function in a query, and identifying, in the cpu intensive function, one or more parameters.
Futurewei Technologies, Inc.

Selective allocation of cpu cache slices to objects

A central processing unit (cpu) forming part of a computing device, initiates execution of code associated with each of a plurality of objects used by a worker thread. The cpu has an associated cache that is split into a plurality of slices.

Method for affinity binding of interrupt of virtual network interface card, and computer device

The present invention discloses a method for affinity binding of interrupt of a virtual network interface card, and a computer device. The method includes: receiving a request message sent by an iaas resource management system, where the request message carries an interrupt affinity policy parameter of a virtual network interface card; performing one-to-one correspondence affinity binding between multiple virtual central processing units vcpus and multiple physical central processing units pcpus; performing affinity binding between a virtual interrupt of the virtual network interface card and a vcpu; and performing affinity binding between a physical interrupt of the virtual network interface card and a corresponding pcpu according to the affinity policy parameter..
Huawei Technologies Co., Ltd.

Data reorder during memory access

Embodiments including systems, methods, and apparatuses associated with reordering data retrieved from a dynamic random access memory (dram). A memory controller may be configured to receive an instruction from a central processing unit (cpu) and, based on the instruction, retrieve a sequential data from a dram.

System and determining arterial compliance and stiffness

A system and method for calculating the arterial compliance, stiffness, and arterial flow and resistance indices for any artery in issue of a subject having a blood pressure monitoring device configured to calculate systolic and diastolic blood pressure readings for an artery of the subject, a blood flow velocity monitoring device configured to calculate the velocity of blood flowing within the artery of the subject at a peak point of a systolic phase of contraction of the subject's heart muscle, peak-systolic velocity, and the velocity of blood flowing within the artery of the subject at an end point of a diastolic phase of the subject's heart muscle, end-diastolic velocity, and a central processing unit comprising a computer readable program embodied within the central processing unit configured to calculate the arterial compliance, stiffness, and arterial flow and resistance indices as a function of the area of the artery under initial systolic and end diastolic pressure, the area of the artery generating arterial elastic recoil pressure for continuous flow during the systolic and diastolic phases, peak-systolic and end-diastolic arterial flow velocities, and systolic and diastolic blood pressure.. .

Secure processor for soc initialization

An embedded system includes an interface to an external peripheral device storing secure boot code and a secure boot controller. The secure boot controller includes a secure central processing unit (cpu) having a processor core, a random access memory (ram) coupled to the processor core, and a read only memory (rom) coupled to the processor core.
Vixs Systems Inc.

System on-chip and electronic device including the same

A system on-chip includes a central processing unit and a memory controller. The memory controller receives initialization information indicating an initialization address range and an initialization value from the central processing unit, determines an initialization target memory and a local initialization address range of the initialization target memory based on the initialization information, and transmits initialization data including the initialization value to the initialization target memory by a predetermined unit to initialize the local initialization address range of the initialization target memory..

Enhanced dump data collection from hardware fail modes

An approach is provided for collecting data for diagnosing a failure of a computer hardware device. After an indication of the failure of the computer hardware device that results in a full system crash is received, an address translation table of a central processing unit (cpu) of the computer hardware device is collected.
International Business Machines Corporation

Central processing unit protection circuit

A central processing unit (cpu) protection circuit for providing power supply for a cpu on a motherboard includes a detection unit, a south bridge chip and a switch circuit. The detection unit includes a first detection terminal and a second detection terminal.
Hon Hai Precision Industry Co., Ltd.

Implementation of a new variant of chess

Implementation of a new variant of chess characterized because it has the following elements: a central processing unit for storing a database of reference, a database of reference created from all recorded chess games in history divided by categories, a selection and filtering process based on a specific algorithm that selects one single game in order to stablish the initial position of the new game, a chess software for installation in any device, electronic devices to play the new game online and unlimited number of users to play the game live; and because the starting position of the game is determined at random just before the start of play, being unknown by the players until the beginning of play and wherein the procedure for obtaining that initial position consists of setting a certain specified number of full moves, said number being called depth, from the starting position of classical chess and being the depths numbers all up to 10 and either integers, except 0, or the result of adding an integer plus 0.5; selecting at random one game from a single reference database made of high-skill human classical chess play and regularly updated; and initiating the game from the initial position the player with the white pieces if the depth number is an integer, otherwise the black pieces would initiate the game.. .



Central Processing Unit topics:
  • Central Processing Unit
  • Speech Recognition
  • User Interface
  • Storage Device
  • Alarm System
  • Constraints
  • Electronic Device
  • Embedded System
  • Application Program
  • Functional Specification
  • Control Flow
  • Application Programming Interface
  • Data Storage
  • Optical Fiber
  • Solid Structure


  • Follow us on Twitter
    twitter icon@FreshPatents

    ###

    This listing is a sample listing of patent applications related to Central Processing Unit for is only meant as a recent sample of applications filed, not a comprehensive history. There may be associated servicemarks and trademarks related to these patents. Please check with patent attorney if you need further assistance or plan to use for business purposes. This patent data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Central Processing Unit with additional patents listed. Browse our RSS directory or Search for other possible listings.


    2.0851

    file didn't exist3009

    469974 - 0 - 51