FreshPatents.com Logo
Enter keywords:  

Track companies' patents here: Public Companies RSS Feeds | RSS Feed Home Page
Popular terms

[SEARCH]

Central Processing Unit topics
Central Processing Unit
Speech Recognition
User Interface
Storage Device
Alarm System
Constraints
Electronic Device
Embedded System
Application Program
Functional Specification
Control Flow
Application Programming Interface
Data Storage
Optical Fiber
Solid Structure

Follow us on Twitter
twitter icon@FreshPatents

Web & Computing
Cloud Computing
Ecommerce
Search patents
Smartphone patents
Social Media patents
Video patents
Website patents
Web Server
Android patents
Copyright patents
Database patents
Programming patents
Wearable Computing
Webcam patents

Web Companies
Apple patents
Google patents
Adobe patents
Ebay patents
Oracle patents
Yahoo patents

[SEARCH]

Central Processing Unit patents



      
           
This page is updated frequently with new Central Processing Unit-related patent applications. Subscribe to the Central Processing Unit RSS feed to automatically get the update: related Central RSS feeds. RSS updates for this page: Central Processing Unit RSS RSS


Multiprocessor system with independent direct access to bulk solid state memory resources

Multiprocessor system with independent direct access to bulk solid state memory resources

Methods, systems, and computer program products for processing a packet

Methods, systems, and computer program products for processing a packet

Methods, systems, and computer program products for processing a packet

System and method for environmental measurements

Date/App# patent app List of recent Central Processing Unit-related patents
10/09/14
20140304712
 Method for operating task and electronic device thereof patent thumbnailMethod for operating task and electronic device thereof
A method and a device for operation a task in an electronic device are provided. The method for operating a task in an electronic device includes generating at least one task on a protocol layer basis based on a work to process, executing at least one task generated on a layer basis through at least one central processing unit (cpu), determining whether a workload to process is changed, and changing, if the workload to process is changed, a workload of the executing of the at least one task..
10/09/14
20140304460
 Multiprocessor system with independent direct access to bulk solid state memory resources patent thumbnailMultiprocessor system with independent direct access to bulk solid state memory resources
A system includes a collection of central processing units, where each central processing unit is connected to at least one other central processing unit and a root path into at least 10 tera bytes of solid state memory resources. Each central processing unit directly accesses solid state memory resources without swapping solid state memory contents into main memory..
10/09/14
20140301199
 Methods, systems, and computer program products for processing a packet patent thumbnailMethods, systems, and computer program products for processing a packet
A system for processing a packet may include, for each of a network interface controller and a central processing unit, a measurement of the processing time, a determination of the amount of energy consumed to process a unit of information in the packet, and a measurement of the load. A user may provide the system with signals to perform networking processes for the packet in a manner to reduce the processing time of the system or in a manner to reduce the amount of energy consumed by the system for processing the packet.
10/09/14
20140298902
 System and method for environmental measurements patent thumbnailSystem and method for environmental measurements
A system for conducting measurements in an environment of a fluid containment and for displaying said measurements in real time is disclosed. The system contains a plurality of sensors including a distance sensor, a gyroscope and optionally a rainfall gauge and a methane sensor.
10/02/14
20140298336
 Central processing unit, information processing apparatus, and intra-virtual-core register value acquisition method patent thumbnailCentral processing unit, information processing apparatus, and intra-virtual-core register value acquisition method
To provide a new operation verification method for an information processing flow, a central processing unit capable of building a plurality of virtual cores on a physical core includes: an element or part for executing, on an own virtual core, or causing another virtual core on the same physical core to execute, a reference instruction of directly referring to a current register value used by an arbitrary virtual core from the another virtual core without influence on an execution context of the arbitrary virtual core; and an element or part for switching a permission or authorization for executing the reference instruction of referring to the register value among the plurality of virtual cores.. .
10/02/14
20140298059
 Electronic apparatus and associated power management method patent thumbnailElectronic apparatus and associated power management method
An electronic apparatus is provided. The electronic apparatus includes a dynamic random access memory (dram), a power integrated circuit (ic), and a central processing unit (cpu).
10/02/14
20140298040
 Systems, methods and apparatuses for secure storage of data using a security-enhancing chip patent thumbnailSystems, methods and apparatuses for secure storage of data using a security-enhancing chip
A computer processor and a security enhancing chip may be provided. In one aspect, the computer processor may comprise a storage for storing an encryption key, a central processing unit (cpu) configured to execute one or more software programs, and a circuit configured to calculate a hash function to generate a hash value for data loaded into the computer processor and generate an authentication token for a request initiated by a software program running on the cpu.
10/02/14
20140297963
 Processing device patent thumbnailProcessing device
When an invalidation request is inputted from another processing device, a cache controller registers a set of an invalidation request address which the invalidation request has and an identifier of the other processing device which outputted the invalidation request in an invalidation history table. When a central processing unit attempts to read data at a first address not stored in a cache memory, if the first address is registered in the invalidation history table, the cache controller outputs a coherent read request containing the first address to the other processing device indicated by the identifier of the other processing device which outputted the invalidation request corresponding to the first address, or if the first address is not registered in the invalidation history table, the cache controller outputs a coherent read request containing the first address to all other processing devices..
10/02/14
20140297958
 System and method for updating an instruction cache following a branch instruction in a semiconductor device patent thumbnailSystem and method for updating an instruction cache following a branch instruction in a semiconductor device
A semiconductor device includes a memory for storing a plurality of instructions therein, an instruction queue which temporarily stores the instructions fetched from the memory therein, a central processing unit which executes the instruction supplied from the instruction queue, an instruction cache which stores therein the instructions executed in the past by the central processing unit, and a control circuit which controls fetching of each instruction. When the central processing unit executes a branch instruction, and an instruction of a branch destination is being in the instruction cache and an instruction following the instruction of the branch destination is stored in the instruction queue, the control circuit causes the instruction queue to fetch the instruction of the branch destination from the instruction cache and causes the instruction queue not to fetch the instruction following the instruction of the branch destination..
10/02/14
20140297918
 Buffer cache apparatus, journaling file system and journaling method for incorporating journaling features within non-volatile buffer cache patent thumbnailBuffer cache apparatus, journaling file system and journaling method for incorporating journaling features within non-volatile buffer cache
Disclosed herein are a buffer cache apparatus, a journaling file system, and a journaling method capable of incorporating journaling features based on nonvolatile memory. The buffer cache apparatus provides a data buffering function between a central processing unit (cpu) and storage.
10/02/14
20140294240
Driver recognition system and recognition method for vehicle
A driver recognition system for a vehicle includes a camera taking an image of a driver's foot, and a central processing unit receiving image information from the camera, analyzing the image information, and delivering a signal in accordance with an analyzed result. A control unit is installed to receive the signal delivered from the central processing unit and output a control command so as to set a driving environment and a driving mode in accordance with the received signal.
10/02/14
20140293682
Memory bitcell clusters employing localized generation of complementary bitlines to reduce memory area, and related systems and methods
Embodiments disclosed include memory bitcell clusters employing localized generation of complementary bitlines to reduce memory area. The memory bitcell clusters disclosed may be static random access memory (sram) used as central processing unit (cpu) register files.
09/25/14
20140289547
Microcontroller and method of controlling the same
A microcontroller includes a cpu (central processing unit), a data input unit, and an oscillator that supplies a clock signal in response to operational modes of the microcontroller. The operational modes include a stop mode, a snooze mode and a run mode, in the stop mode, the oscillator and the cpu are stopped, in the run mode, the cpu and the data input unit operate using the clock signal supplied from the oscillator, and in the snooze mode, the oscillator starts and supplies the clock signal to the data input unit when the data input unit receives first data, and the microcontroller switches to the run mode after the data input unit receives second data using the clock signal..
09/25/14
20140289544
Methods and apparatuses for switch power down
The discussion makes reference to methods and apparatuses for message-driven switch power, power control, and central processing unit (cpu)-assisted full switch power-down. The link layer in computer networking can be used to save power in switching elements..
09/25/14
20140285502
Gpu and encoding apparatus for virtual machine environments
A system encodes an image for a remote client. A graphics processor unit (gpu) renders an image in response to graphics commands received from a central processing unit (cpu) virtual machine.
09/18/14
20140281825
Method for reducing effective raw bit error rate in multi-level cell nand flash memory
A memory system includes a flash subsystem for storing data identified by page numbers. The memory system further includes a central processing unit (cpu), and a flash controller coupled to the cpu, the cpu being operable to pair a lower with an upper page.
09/18/14
20140281738
Method and system for key performance indicators elicitation with incremental data decycling for database management system
A method for processing signals from a data server system including generating, by a monitoring module on a monitoring facility, a plurality of frequency data items, where the monitoring facility comprises a central processing unit, obtaining, by the monitoring module, a first signal value from the data server system, where the signal value is a measurement of an element of the data server system, and calculating a plurality of fit errors for the plurality of frequency data items using the first signal value. The method further includes selecting a frequency data item of the plurality of frequency data items with a lowest fit error to obtain a selected frequency data item, removing a cyclic component of the first signal value using the selected frequency data item to obtain a first processed signal value, and displaying the first processed signal value on a graph..
09/18/14
20140281696
Determine voltage supplied to a core
Techniques for determining the voltage to be supplied to a core of a central processing unit are provided. A core of a central processing unit is monitored for errors.
09/18/14
20140281587
Systems, methods and apparatuses for using a secure non-volatile storage with a computer processor
The systems, methods and apparatuses described herein provide a system for accessing data stored securely external of a computer processor. In one aspect, the computer processor may comprise a central processing unit (cpu) and a memory controller.
09/18/14
20140281472
Use case based reconfiguration of co-processor cores for general purpose processors
A wireless mobile device includes a configurable co-processor core(s). The wireless mobile device also includes a multi-core central processing unit coupled to a memory and the configurable co-processor core(s).
09/18/14
20140281465
Dual boot panel swap mechanism
A central processing unit with dual boot capabilities is disclosed comprising an instruction memory further comprising a first and second memory area which are configured to be individually programmable, wherein first and second memory area can be assigned to an active memory from which instructions are executed and an inactive memory, respectively. The instruction set for the central processing unit comprises a dedicated instruction that allows to perform a swap from the an active memory area to an inactive memory area, wherein the swap is performed by executing the dedicated instruction in the active memory followed by a program flow change instruction in the active memory, whereupon the inactive memory becomes the new active memory and the active memory becomes the new inactive memory and execution of instructions continues in the new active memory..
09/18/14
20140281429
Eliminating redundant synchronization barriers in instruction processing circuits, and related processor systems, methods, and computer-readable media
Embodiments disclosed herein include eliminating redundant synchronization barriers from execution pipelines in instruction processing circuits. Related processor systems, methods, and computer-readable media are also disclosed.
09/18/14
20140281299
Opportunistic migration of memory pages in a unified virtual memory system
Techniques are disclosed for transitioning a memory page between memories in a virtual memory subsystem. A unified virtual memory (uvm) driver detects a page fault in response to a memory access request associated with a first memory page, where a local page table does not include an entry corresponding to a virtual memory address included in the memory access request.
09/18/14
20140281156
Managing wait states for memory access
A latch signal is received from a non-volatile memory device that is indicative of a current access time for the non-volatile memory device. The access time represents an amount of time required for the non-volatile memory device to make data available responsive to a request for data.
09/18/14
20140280765
Self-organizing disk (sod)
System and methods for storage object distribution using a universal distributed storage (uds) system. An embodiment uds includes server nodes and a header server in communication with the server nodes.
09/18/14
20140280656
Method employing at least one central processing unit (cpu)
The invention relates to a method which employs at least one cpu (10, 12, 14, 16) that has at least one network interface (18, 20, 22, 24) and one messaging program (26, 28, 30, 32), which receives a message (34) with a message text (36) and a file attachment (38) via the network interface (18, 20, 22, 24) in at least one operating condition. According to the invention, the messaging program (26, 28, 30, 32) automatically saves the file attachment (38), separately from the message text (36) of the message (34), at a memory location that is based upon the path information (40) of the message (34)..
09/18/14
20140277993
Motor vehicle lift control system
An automatic motor vehicle lift control system responds to a motor vehicle wheelie event when a motor vehicle front lifts off from an operating surface. It functions to reduce power output from an engine of a vehicle in wheelie to prevent an accident.
09/18/14
20140277866
Reduced central processing unit load and memory usage battery state of charge calculation
A vehicle having a battery pack with cells grouped into subsets and at least one controller programmed to charge and discharge the battery pack is disclosed. A control output is generated based on a pack state of charge derived from each cell's initial state of charge at vehicle activation and an electric charge accumulated or spent by less than all of the cells of each of the subsets since vehicle activation.
09/18/14
20140276038
Systems and methods for predicting impact of a catheter on curvature of a vessel
The invention generally relates to systems and methods for predicting impact of a catheter on curvature of a vessel. In certain aspects, the invention provides a system for predicting impact of a catheter on curvature of a vessel.
09/18/14
20140275902
Device configuration for supporting a patient oxygenation test
A physiological monitor device includes a central processing unit (cpu) that is configured to control operation of the device, a display screen, and one or more computer readable data storage media storing software instructions that, when executed by the cpu, cause the device to: create or modify a patient profile, select a patient test, store one or more test parameters selected or entered for the patient test, store one or more thresholds selected or entered for at least one of the test parameters, store one or more instructions for the patient, start the test, display test results while the test is in progress, determine whether any of the test parameters exceed limits set by the one or more thresholds, take one or more actions when it is determined that one or more of the test parameters exceed the limits set by the one or more thresholds, provide a summary and analysis of the test results, and send the test results to a computing device.. .
09/18/14
20140268553
System for cooling multiple in-line central processing units in a confined enclosure
A system for cooling multiple in-line cpus in a confined enclosure is provided. In an embodiment, the system may include a front cpu and a front heat sink that may be coupled to the front cpu.
09/18/14
20140266750
Apparatus and method for testing working voltage of cpu
An apparatus for testing working voltage of a central processing unit (cpu) includes a programmable logic device (pld) having a dummy load, a voltage regulating controller, a cpu socket and a south bridge. The cpu socket is electrically connected to the voltage regulating controller via a series voltage identification (svid) bus.
09/18/14
20140260452
Electronic lock
An electronic lock is disclosed, which generally comprises a main lock body, a control mechanism being cooperatively connected with the main lock body, and at least one portable communication device. The control mechanism includes a connection interface connecting to the main lock body, a central processing unit connecting to the connection interface, a communication unit connecting to the central processing unit, and a power supply unit connecting to the central processing unit.
09/11/14
20140259125
User authorization and presence detection in isolation from interference from and control by host central processing unit and operating system
An embodiment may include circuitry to be included, at least in part, in a host. The host may include at least one host central processing unit (cpu) to execute, at least in part, at least one host operating system (os).
09/11/14
20140258734
Data security method and electronic device implementing the same
A method and an apparatus that may safely secure data in an electronic device including a computing resource, that is, software (for example, an operating system) and hardware (for example, a memory and a central processing unit (cpu)) for operating the electronic device are provided. The method includes receiving a request for an application key from a data generation application or a proxy application that executes encryption of data in place of the data generation application, generating an application key using an application identification (id) corresponding to the data generation application and a security key stored in a secure area of the electronic device, in response to the request, and encrypting data using the generated application key..
09/11/14
20140258674
System-on-chip and method of operating the same
A system on chip (soc) includes a central processing unit (cpu), an intellectual property (ip) block, and a memory management unit (mmu). The cpu is configured to set a prefetch direction corresponding to a working set of data.
09/04/14
20140250335
Enhanced dump data collection from hardware fail modes
An approach is provided for collecting data for diagnosing a failure of a computer hardware device. After an indication of the failure of the computer hardware device that results in a full system crash is received, an address translation table of a central processing unit of the computer hardware device is collected.
08/28/14
20140245034
Multi-level cpu high current protection
Methods and apparatus relating to multi-level cpu (central processing unit) high current protection are described. In one embodiment, different workloads may be assigned different license types and/or weights based on micro-architectural events (such as uop (micro-operation) types and sizes) and/or data types.
08/28/14
20140244992
Extensible firmware interface external graphic card, mainframe system, and extensible firmware interface bios booting method
A central processing unit of a mainframe system is configured to load a physical graphic card driver into a memory of the mainframe system for performing a display function when the mainframe system is not connected to an extensible firmware interface (efi) external graphic card. The central processing unit is further configured to load a virtual graphic card driver into the memory of the mainframe system for performing the display function when the mainframe system is connected to the efi external display card..
08/28/14
20140244975
Multi-core processor, controlling method thereof and computer system with such processor
A multi-core processor includes m cores. If the multi-core processor is operated under a non-multiprocessing support operating system, only a single core is configured as a central processing unit and n cores are configured as co-processors, wherein m and n are positive integers, and n is smaller than m..
08/28/14
20140244885
Configuration snooping bridge
Systems and methods for configuration snooping are provided. A bridge identifies an initialization message of a central processing unit (cpu) for a device that is downstream of a primary interface of the bridge.
08/28/14
20140244598
Integrity checking and selective deduplication based on network parameters
An approach for managing a data package is provided. Network utilization is determined to exceed a threshold.
08/28/14
20140244540
System for real time continuous data processing for investment portfolios
A real time continuous data inputting, processing, scanning and displaying system for financial data and inputting variable boundaries of data for a variety of desired data characteristics. The process displays when the data characteristics fall outside their respective variable boundaries.
08/28/14
20140241548
Acoustic sensor apparatus and acoustic camera for using mems microphone array
An acoustic camera for using a mems microphone array comprises: an acoustic sensor apparatus (30) comprising a print circuit board (20) on which the plural of mems microphone (10) are mounted, to send signals for the detected sound to a data collection unit (40); a data collection unit (40) connected to the acoustic sensor apparatus (30), which samples analog signals related to sound transmitted from the acoustic sensor apparatus (30) to transform into digital signals and transmit them to the central processing unit (40); a central processing unit (50) connected to the data collection unit (40), which calculates noise level based on digital signals related to sound transmitted from the data collection unit (40); and a display unit (60) which is connected to the central processing unit (50), which displays in color the noise level calculated at the central processing unit.. .
08/28/14
20140240541
Image subsystem and image processing system including the same
An image processing system includes a hardware block and a central processing unit (cpu). The hardware block receives a first image and generates a first feature value and a first segmented image from the first image.
08/28/14
20140240327
Fine-grained cpu-gpu synchronization using full/empty bits
A heterogeneous computing system includes a central processing unit (cpu) and a graphics processing unit (gpu). The cpu and the gpu are synchronized using a data-based synchronization scheme, wherein offloading of a kernel from the cpu to the gpu is coordinated based upon the data associated with the kernel transferred between the cpu and the gpu.
08/28/14
20140240161
Pulse transponder countermeasure
A pulse transponder countermeasure device, comprising: a central processing unit (cpu); an optical receiver adapted to receive detection signals from a speed measuring device; at least one optical transmitter adapted to transmit jamming signals to the speed measuring device; at least one software controlled driver configured to drive the optical transmitter and memory storing a database of measuring devices signature signals and reflective signals, the cpu configured to identify the speed measuring device in its database according to the received detection signal's signature and calculate a response time for sending a jamming signal to the speed measuring device so as to change the speed perceived by the speed measurement device.. .
08/21/14
20140237566
Password audit system
A password audit system is provided for determining the strength of user passwords in a computer system, application or network to which users have access via a user identification and password. The password audit system may include: an interface for establishing a data connection between the password audit system and the computer system, application or network, configured to retrieve cipher text user passwords stored thereon; a central processing unit, configured to successively generate different plain text passwords, encode them into corresponding cipher text passwords, and compare the encoded cipher text passwords to a given one of the retrieved cipher text passwords, until a match is found or a predetermined time has elapsed; and data storage means for storing data relating to the strength of the user passwords, the strength being dependent on the employed method to generate the different plain text passwords and/or the time needed to find a match..
08/21/14
20140237457
Application programming interfaces for data parallel computing on multiple processors
A method and an apparatus for a parallel computing program calling apis (application programming interfaces) in a host processor to perform a data processing task in parallel among compute units are described. The compute units are coupled to the host processor including central processing units (cpus) and graphic processing units (gpus).
08/21/14
20140237158
Managing the translation look-aside buffer (tlb) of an emulated machine
A mechanism is provided for managing the translation look-aside buffer (tlb) of an emulated computer, in which an extension to the tlb is provided so as to improve virtual address translation capacity for the emulated central processing unit (cpu).. .
08/21/14
20140232732
Parameter fifo
A graphics system may include one or more processing units for processing a current display frame, each processing unit including a plurality of parameter registers for storing parameter settings used in processing the current display frame. A parameter buffer in the graphics system may store frame packets, with each frame packet containing information corresponding to parameter settings to be used for at least one display frame.
08/21/14
20140232655
System for transferring the operation of a device to an external apparatus
A system and method for transferring the operation of an image device to an external apparatus includes an image device, the image device transmitting an image to a liquid crystal display (lcd) via a signal transmission; a central processing unit (cpu), the cpu being built in the image device and installed with a software driver program, the software driver program enabling the cpu to magnify and display the image on the lcd via the signal transmission; and a keyboard, the keyboard being connected with the cpu for controlling the software driver program installed in the cpu, the cursor of the keyboard being displayed at a relative position of the image, the keyboard being adapted for direct operating on the image corresponding to the operation of the image device. The present invention is convenient in use, quick and easy for operation, and convenient for portability..
08/14/14
20140228108
Dynamic allocation of computing resources in remote gaming environment
Embodiments of the present invention monitor and dynamically allocate computing resources to game sessions running within a game service. A game service provides a remote gaming environments to which users connect over a wide area network, such as the internet.
08/14/14
20140227674
System and method for managing continued attention to distance-learning content
Management of a user's continued attention to distance learning content using a general purpose computer having a central processing unit, an operating system configured to run multiple program applications concurrently, and a player suitable for presenting the distance learning content. A distance learning module comprises code executable on the central processing unit, as one of the multiple program applications.
08/14/14
20140226578
Method and device for controlling uplink power
The present invention proposes a method and device for controlling uplink power. A central processing unit firstly determines a path loss generation mode for a user equipment according to a predetermined rule and then transmits an instruction to the user equipment, the instruction including the determined path loss generation mode so that the user equipment determines uplink power of fee user equipment according to the path loss generation mode.
08/14/14
20140224877
Magnetoresistive detection system and method for detection of magnetic image of bank notes
A system and method for obtaining a fill image of a bank note being processed. At least one magnetoresistive detector is employed to obtain line-scan sensings of a bank note as the note passes.
08/07/14
20140223157
Computer system having voice-control function and voice-control method
The invention discloses a computer system having voice-control function. The computer system includes a voice-recognition module, a shared memory, a microcontroller, a power-management module and a central processing unit.
08/07/14
20140223154
Computer system
A computer system is disclosed. The computer system comprises a near field communication (nfc) tag and a computer.
08/07/14
20140223127
System and method for virtual hardware memory protection
A memory protection unit including hardware logic. The hardware logic receives a transaction from a virtual central processing unit (cpu) directed at a bus slave, the transaction being associated with a virtual cpu identification (id), wherein the virtual cpu is implemented on a physical cpu.
08/07/14
20140222960
Method and apparatus for rapid data distribution
A method and an apparatus for rapid data distribution, the method includes: sending, by a central processing unit, data description information to a rapid forwarding module, where the data description information includes an address and length information of data requested by a user; reading, by the rapid forwarding module according to the data description information, the data requested by the user and forwarding the data requested by the user to a network interface controller; and sending, by the network interface controller, the data requested by the user to the user. By using the method provided in the present invention, after services are increased, only the network interface controller and a storage device need to be added, and cost for the memory and the central processing unit does not need to be increased..
08/07/14
20140222197
System and method for monitoring operation of an autonomous robot
A system and method for monitoring operation of an autonomous robot. In one aspect, the invention can be a method comprising: defining, with a central processing unit of the autonomous robot, a perimeter of an area of confinement; storing the perimeter of the area of confinement within a memory device of the autonomous robot as map data; transmitting the map data from a transceiver of the autonomous robot to a server; overlaying, by the server, the area of confinement onto a satellite image corresponding to a geographic location that includes the area of confinement to create a visual representation of the area of confinement overlaid onto the satellite image; transmitting, from the server to an external device, the visual representation of the area of confinement overlaid onto the satellite image; and displaying, on a display, the visual representation of the area of confinement overlaid onto the satellite image..
08/07/14
20140219445
Processors including key management circuits and methods of operating key management circuits
A system on chip includes a central processing unit and a key manager coupled to the central processing unit. The key manager includes a random number generator configured to generate a key and a key memory configured to store the key and a user setting value associated with the key..
08/07/14
20140218378
System on chip for updating partial frame of image and method of operating the same
A system on chip (soc) and a method of operating the same are provided. The soc includes a central processing unit (cpu) controlling a memory operation and a display operation on a current frame of an image based on generation of the image and an interrupt signal; an image generator requesting data of the current frame from a memory according to control of the cpu; a ud unit determining whether the current frame is updated, detecting whether an update region is a partial frame based on virtual addresses included in a request of the image generator, and outputting the interrupt signal corresponding to the update region to the cpu; a memory controller storing the update region in the memory according to the control of the cpu; and a display controller accessing the memory and outputting the update region to a display device according to the control of the cpu..
08/07/14
20140218376
System and method for image processing
A system and method for image processing are provided. The system comprises a main computing device and a secondary computing device.


Popular terms: [SEARCH]

Central Processing Unit topics: Central Processing Unit, Speech Recognition, User Interface, Storage Device, Alarm System, Constraints, Electronic Device, Embedded System, Application Program, Functional Specification, Control Flow, Application Programming Interface, Data Storage, Optical Fiber, Solid Structure

Follow us on Twitter
twitter icon@FreshPatents

###

This listing is a sample listing of patent applications related to Central Processing Unit for is only meant as a recent sample of applications filed, not a comprehensive history. There may be associated servicemarks and trademarks related to these patents. Please check with patent attorney if you need further assistance or plan to use for business purposes. This patent data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Central Processing Unit with additional patents listed. Browse our RSS directory or Search for other possible listings.
     SHARE
  
         


FreshNews promo



0.9008

0

0 - 0 - 71